10-bit transparent latch with 5-volt tolerant inputs/outputs; damping resistor; 3-state

74LVC2841A
74LVCH2841A

FEATURES

- **5-volt tolerant inputs/outputs, for interfacing with 5-volt logic.**
- **Wide supply voltage range of 2.7 V to 3.6 V**
- **In accordance with JEDEC standard no. 8-1A.**
- **Inputs accept voltages upto 5.5 V**
- **CMOS low power consumption**
- **Direct interface with TTL levels**
- **Flow-through pin-out architecture**
- **Bushold on all data inputs (LVCH2841A only).**
- **Integrated 30Ω damping resistor.**

DESCRIPTION

The 74LVC(H)2841A is a low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can handle 5 V.This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment. The 74LVC(H)2841A is an 10-bit transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable ($\overline{LE}$) input and an output enable ($\overline{OE}$) input are common to all internal latches. The '2841' consists of ten transparent latches with 3-state true outputs. When LE is HIGH, data at the D_n inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When $\overline{OE}$ is LOW, the contents of the ten latches are available at the outputs.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay D_n to Q_n; LE to Q_n	C_L = 50 pF; V_{CC} = 3.3 V	4.3 4.6	ns
C_I	input capacitance		5.0	pF
C_{PD}	power dissipation capacitance per latch	notes 1 and 2	23	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
   $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
   f_i = input frequency in MHz; C_L = output load capacity in pF;
   f_o = output frequency in MHz; V_{CC} = supply voltage in V;
   $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_I = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC(H)2841AD	24	SO24	plastic	SOT137-1
74LVC(H)2841ADB	24	SSOP24	plastic	SOT340-1
74LVC(H)2841APW	24	TSSOP24	plastic	SOT355-1

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	$\overline{OE}$	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9, 10, 11	D_0 to D_9	data inputs
23, 22, 21, 20, 19, 18, 17, 16, 15, 14	Q_0 to Q_9	3-state latch outputs
12	GND	ground (0 V)
13	LE	latch enable input (active HIGH)
24	V_{CC}	positive supply voltage

When $\overline{OE}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the $\overline{OE}$ input does not affect the state of the latches.



Fig.1 Pin configuration.



Fig.2 Logic symbol.



Fig3. IEC logic symbol.



Fig.4 Logic diagram.

FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS
	$\overline{OE}$	LE	D_n		Q_0 to Q_8
enable and read register (transparent mode)	L L	H H	L H	L H	L H
latch and read register	L L	↓ ↓	l h	L H	L H
latch register and disable outputs	H H	X X	l h	L H	Z Z
hold	L	L	X	NC	NC

H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
X = don't care
Z = high impedance OFF-state
NC = no change

DC CHARACTERISTICS FOR 74LVC(H)2841A

For the DC characteristics see chapter "LVC(H)-A family characteristics", section "Family specifications".

AC CHARACTERISTICS FOR 74LVC(H)2841A

GND = 0 V; $t_r = t_f \leq 2.5$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)			UNIT	TEST CONDITIONS	
		−40 to +85				V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.			
t_{PHL}/t_{PLH}	propagation delay D_n to Q_n	– 1.5 1.5	– – –	– 9.5 8.5	ns	1.2 2.7 3.0 to 3.6	Figs 5, 9
t_{PHL}/t_{PLH}	propagation delay LE to Q_n	– 1.5 1.5	– – –	– 10 9.0	ns	1.2 2.7 3.0 to 3.6	Figs 6, 9
t_{PZH}/t_{PZL}	3-state output enable time $\overline{OE}$ to Q_n	– 1.5 1.5	– – –	– 9.5 9.0	ns	1.2 2.7 3.0 to 3.6	Figs 7, 9
t_{PHZ}/t_{PLZ}	3-state output disable time $\overline{OE}$ to Q_n	– 1.5 1.5	– – –	– 8.5 8.0	ns	1.2 2.7 3.0 to 3.6	Figs 7, 9
t_W	LE pulse width HIGH	– –	3.0 3.0*	– –	ns	2.7 3.0 to 3.6	Fig.8
t_{su}	set-up time D_n to LE	1.0 1.0	0.2 0.2*	– –	ns	2.7 3.0 to 3.6	Fig.8
t_h	hold time D_n to LE	1.0 1.0	0 0*	– –	ns	2.7 3.0 to 3.6	Fig.8

Notes: All typical values are measured at $T_{amb} = 25$ °C.
* Typical values are measured at $V_{CC} = 3.3$ V.

AC WAVEFORMS



Fig.5 Waveforms showing the input (D_n) to output (Q_n) propagation delays.



Fig.6 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output (Q_n) propagation delays.



Fig.7 Waveforms showing the 3-state enable and disable times



Fig.8 Waveforms showing the data set-up and hold times for the D_n input to the LE input.

Note to Fig.8:

The shaded areas indicate when the input is permitted to change for predictable output performance.



V_{CC}	V_I
< 2.7 V	V_{CC}
2.7 - 3.6 V	2.7 V

Test	S_1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	2 • V_{CC}
t_{PHZ}/t_{PZH}	GND

Fig.9 Load circuitry for switching times.

Notes:

(1) $V_M = 1.5$ V at $V_{CC} \geq 2.7$ V
$V_M = 0.5 \cdot V_{CC}$ at $V_{CC} < 2.7$ V

(2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load

(3) $V_X = V_{OL} + 0.3$ V at $V_{CC} \geq 2.7$ V
$V_X = V_{OL} + 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7$ V

(4) $V_Y = V_{OH} - 0.3$ V at $V_{CC} \geq 2.7$ V
$V_Y = V_{OH} - 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7$ V