

## 3.3V Quad buffer (3-State)

74LVT126

## FEATURES

- Quad bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}$ ; GND = 0V	TYPICAL	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay An to Yn	$C_L = 50\text{pF}$ ; $V_{CC} = 3.3\text{V}$	2.3 2.4	ns
$C_{IN}$	Input capacitance	$V_I = 0\text{V}$ or $V_{CC}$	4	pF
$C_{OUT}$	Output capacitance	Outputs disabled; $V_O = 0\text{V}$ or $3.0\text{V}$	8	pF
$I_{CCZ}$	Total supply current	Outputs disabled; $V_{CC} = 3.6\text{V}$	0.13	mA


## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	-40°C to +85°C	74LVT126 D	74LVT126 D	SOT108-1
14-Pin Plastic SSOP	-40°C to +85°C	74LVT126 DB	74LVT126 DB	SOT337-1
14-Pin Plastic TSSOP	-40°C to +85°C	74LVT126 PW	74LVT126PW DH	SOT402-1


## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 5, 9, 12	A0 – A3	Data inputs
3, 6, 8, 11	Y0 – Y3	Data outputs
1, 4, 10, 13	OE0 – OE3	Output enable inputs
7	GND	Ground (0V)
14	$V_{CC}$	Positive supply voltage

## PIN CONFIGURATION




## LOGIC SYMBOL



## 3.3V Quad buffer (3-State)

74LVT126

## LOGIC SYMBOL (IEEE/IEC)



SV00134

## FUNCTION TABLE

INPUTS		OUTPUTS
OEn	An	Yn
H	L	L
H	H	H
L	X	Z

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
V <sub>I</sub>	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
I <sub>OUT</sub>	DC output current	Output in Low state	128	mA
		Out in High State	-64	mA
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V
V <sub>I</sub>	Input voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-32	mA
I <sub>OL</sub>	Low-level output current		32	mA
	Low-level output current; current duty cycle ≤ 50%, f ≥ 1kHz		64	
Δt/Δv	Input transition rise or fall rate; outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

## 3.3V Quad buffer (3-State)

74LVT126

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA		-0.9	-1.2	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.7 to 3.6V; I <sub>OH</sub> = -100μA	V <sub>CC</sub> -0.2	V <sub>CC</sub> -0.1		V	
		V <sub>CC</sub> = 2.7V; I <sub>OH</sub> = -8mA	2.4	2.5			
		V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -32mA	2.0	2.2			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 100μA		0.1	0.2	V	
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA		0.3	0.5		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.25	0.4		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA		0.3	0.5		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA		0.4	0.55		
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V	All inputs	1	10	μA	
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins	±0.1	±1		
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub>	Data pins <sup>4</sup>	0.1	1		
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0		-1	-5		
I <sub>OFF</sub>	Output off current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V		1	±100	μA	
I <sub>HOLD</sub>	Bus Hold current A inputs <sup>6</sup>	V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V	75	150		μA	
		V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V	-75	-150			
		V <sub>CC</sub> = 0V to 3.6V; V <sub>CC</sub> = 3.6V	±500				
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V		60	125	μA	
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	V <sub>CC</sub> ≤ 1.2V; V <sub>O</sub> = 0.5V to V <sub>CC</sub> ; V <sub>I</sub> = GND or V <sub>CC</sub> ; OE/OĒ = Don't care		±1	±100	μA	
I <sub>OZH</sub>	3-State output high current	V <sub>CC</sub> = 3.6V; V <sub>O</sub> = 3.0V		1	5	μA	
I <sub>OZL</sub>	3-State output low current	V <sub>CC</sub> = 3.6V; V <sub>O</sub> = 0.5V		-1	-5	μA	
I <sub>CCH</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		0.13	0.19	mA	
I <sub>CCL</sub>		V <sub>CC</sub> = 3.6V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		2	7		
I <sub>CCZ</sub>		V <sub>CC</sub> = 3.6V; Outputs Disabled; V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0 <sup>5</sup>		0.13	0.19		
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 3V to 3.6V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND		0.1	0.2	mA	

## NOTES:

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
2. This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
3. This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100μsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
4. Unused pins at V<sub>CC</sub> or GND.
5. I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or down to GND.
6. This is the bus hold overdrive current required to force the input to the opposite logic state.

## AC CHARACTERISTICS

GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF; R<sub>L</sub> = 500Ω; T<sub>amb</sub> = -40°C to +85°C.


SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT	
			V <sub>CC</sub> = 3.3V ± 0.3V		V <sub>CC</sub> = 2.7V			
			MIN	TYP <sup>1</sup>	MAX	MAX		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An to Yn	1	1.0 1.0	2.3 2.4	3.8 3.9	4.5 4.4	ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time OEn to Yn	2	1.0 1.1	3.6 3.6	5.4 5.2	6.1 5.8	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time OEn to Yn	2	1.0 1.3	2.2 3.6	3.8 5.5	4.3 6.1	ns	

## NOTE:


1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

## 3.3V Quad buffer (3-State)



74LVT126

**AC WAVEFORMS** $V_M = 1.5V$ ,  $V_{IN} = \text{GND}$  to  $3.0V$ 

Waveform 1. Input (An) to Output (Yn) Propagation Delays



Waveform 2. 3-State Output Enable and Disable Times

**TEST CIRCUIT AND WAVEFORMS**
 $V_M = 1.5V$   
 Input Pulse Definition
**SWITCH POSITION**

TEST	SWITCH
tPLH/tPHL	Open
tPLZ/tPZL	6V
tPHZ/tPZH	GND


**DEFINITIONS** $R_L$  = Load resistor; see AC CHARACTERISTICS for value. $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_W$	$t_R$	$t_F$
74LVT	2.7V	$\leq 10\text{MHz}$	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$

SV00092

## 3.3V Quad buffer (3-State)

74LVT126

**SO14: plastic small outline package; 14 leads; body width 3.9 mm****SOT108-1****DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 1.25	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.014	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

**Note**

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT108-1	076E06S	MS-012AB				95-01-29 97-05-22

## 3.3V Quad buffer (3-State)

74LVT126

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	theta
mm	2.0 0.05	0.21 1.65	1.80	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

**Note**

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT337-1		MO-150AB				95-02-04 96-01-18

## 3.3V Quad buffer (3-State)

74LVT126

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A <sub>max.</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.10 0.05	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT402-1		MO-153				94-07-12 95-04-04