

74LVT16245A • 74LVTH16245 Low Voltage 16-Bit Transceiver with 3-STATE Outputs

General Description

The LVT16245A and LVTH16245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state.

The LVTH16245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These non-inverting transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16245A and LVTH16245 are fabricated with an advanced BiCMOS

technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features


- Input and output interface capability to systems at 5V V_{CC}
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16245), also available without bushold feature (74LVT16245A).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16245
- Latch-up performance exceeds 500 mA

Ordering Code:

Order Number	Package Number	Package Description
74LVT16245AMEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16245AMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16245MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



74LVT16245A • 74LVTH16245 Low Voltage 16-Bit Transceiver with 3-STATE Outputs

Connection Diagram



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active Low)
T/\overline{R}_n	Transmit/Receive Input
A_0-A_{15}	Side A Inputs/3-STATE Outputs
B_0-B_{15}	Side B Inputs/3-STATE Outputs

Truth Tables

Inputs	Outputs	
	OE_1	T/\overline{R}_1
L	L	Bus B_0-B_7 Data to Bus A_0-A_7
L	H	Bus A_0-A_7 Data to Bus B_0-B_7
H	X	HIGH-Z State on A_0-A_7, B_0-B_7



Inputs	Outputs	
	OE_2	T/\overline{R}_2
L	L	Bus B_8-B_{15} Data to Bus A_8-A_{15}
L	H	Bus A_8-A_{15} Data to Bus B_8-B_{15}
H	X	HIGH-Z State on A_8-A_{15}, B_8-B_{15}

H = High Voltage Level
L = Low Voltage Level
X = Immaterial
Z = High Impedance

Functional Description

The LVT16245A and LVTH16245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams



Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings^(Note 1)

Symbol	Parameter	Value	Conditions	Units
V_{CC}	Supply Voltage	-0.5 to +4.6		V
V_I	DC Input Voltage	-0.5 to +7.0		V
V_O	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in High or Low State (Note 2)	
I_{IK}	DC Input Diode Current	-50	$V_I < GND$	mA
I_{OK}	DC Output Diode Current	-50	$V_O < GND$	mA
I_O	DC Output Current	64	Output at HIGH State, $V_O > V_{CC}$	mA
		128	Output at LOW State, $V_O > V_{CC}$	
I_{CC}	DC Supply Current per Supply Pin	± 64		mA
I_{GND}	DC Ground Current per Ground Pin	± 128		mA
T_{STG}	Storage Temperature Range	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V_{CC}	Supply Voltage	2.7	3.6	V
V_I	Input Voltage	0	5.5	V
I_{OH}	High-Level Output Current		-32	mA
I_{OL}	Low-Level Output Current		64	mA
T_A	Free-Air Operating Temperature	-40	+85	°C
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: I_O Absolute Maximum Ratings must be observed.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = -40^\circ C$ to $+85^\circ C$			Units	Conditions
			Min	Typ (Note 3)	Max		
V_{IK}	Input Clamp Diode Voltage	2.7			-1.2	V	$I_I = -18\text{ mA}$
V_{IH}	Input HIGH Voltage	2.7-3.6	2.0			V	$V_O \leq 0.1\text{V}$ or $V_O \geq V_{CC} - 0.1\text{V}$
V_{IL}	Input LOW Voltage	2.7-3.6			0.8	V	$I_{OH} = -100\text{ }\mu\text{A}$ $I_{OH} = -8\text{ mA}$ $I_{OH} = -32\text{ mA}$
V_{OL}	Output LOW Voltage	2.7	$V_{CC} - 0.2$			V	$I_{OL} = 100\text{ }\mu\text{A}$ $I_{OL} = 24\text{ mA}$ $I_{OL} = 16\text{ mA}$ $I_{OL} = 32\text{ mA}$ $I_{OL} = 64\text{ mA}$
		2.7	2.4				
		3.0	2.0				
		2.7		0.2			
		2.7		0.5			
$I_{I(HOLD)}$ (Note 4)	Bus-Hold Input Minimum Drive	3.0	75			μA	$V_I = 0.8\text{V}$ $V_I = 2.0\text{V}$
			-75				
$I_{I(OD)}$ (Note 4)	Bus-Hold Input Over-Drive Current to Change State	3.0	500			μA	(Note 5) (Note 6)
			-500				
I_I	Input Current	3.6			10	μA	$V_I = 5.5\text{V}$ $V_I = 0\text{V}$ or V_{CC} $V_I = 0\text{V}$ $V_I = V_{CC}$
		3.6			±1		
		3.6			-5		
		3.6			1		
I_{OFF}	Power Off Leakage Current	0			±100	μA	$0\text{V} \leq V_I$ or $V_O \leq 5.5\text{V}$
$I_{PU/PD}$	Power Up/Down 3-STATE Output Current	0-1.5			±100	μA	$V_O = 0.5\text{V}$ to 3.0V $V_I = GND$ or V_{CC}
I_{OZL}	3-STATE Output Leakage Current	3.6			-5	μA	$V_O = 0.5\text{V}$
I_{OZH}	3-STATE Output Leakage Current	3.6			5	μA	$V_O = 3.0\text{V}$

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC} (V)	T _A = -40°C to +85°C			Units	Conditions
			Min	Typ (Note 3)	Max		
I _{OZH+}	3-STATE Output Leakage Current	3.6			20	µA	V _{CC} < V _O ≤ 5.5V
I _{CCH}	Power Supply Current	3.6			0.19	mA	Outputs High
I _{CCL}	Power Supply Current	3.6			5.0	mA	Outputs Low
I _{CCZ}	Power Supply Current	3.6			0.19	mA	Outputs Disabled
I _{CCZ+}	Power Supply Current	3.6			0.19	mA	V _{CC} ≤ V _O ≤ 5.5V, Outputs Disabled
ΔI _{CC}	Increase in Power Supply Current (Note 7)	3.6			0.2	mA	One Input at V _{CC} - 0.6V Other Inputs at V _{CC} or GND

Note 3: All typical values are at V_{CC} = 3.3V, T_A = 25°C.

Note 4: Applies to Bushold versions only (74LVTH16245).

Note 5: An external driver must source at least the specified current to switch from LOW to HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH to LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 8)

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			Units	Conditions C _L = 50 pF, R _L = 500Ω
			Min	Typ	Max		
V _{O LP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 9)
V _{O LV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

Symbol	Parameter	T _A = -40°C to +85°C C _L = 50 pF, R _L = 500Ω					Units	
		V _{CC} = 3.3V ± 0.3V			V _{CC} = 2.7V			
		Min	Typ (Note 10)	Max	Min	Max		
t _{PLH}	Propagation Delay Data to Output	1.5			3.5	1.5	3.9	ns
t _{PHL}		1.3			3.5	1.3	3.9	ns
t _{PZH}	Output Enable Time	1.5			4.5	1.5	5.3	ns
t _{PZL}		1.6			5.3	1.6	6.9	ns
t _{PHZ}	Output Disable Time	2.3			5.4	2.3	6.1	ns
t _{PLZ}		2.2			5.1	2.2	5.4	ns
t _{OSHL}	Output to Output Skew (Note 11)				1.0		1.0	ns

Note 10: All typical values are at V_{CC} = 3.3V, T_A = 25°C.


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance (Note 12)


Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V _{CC} = 0V, V _I = 0V or V _{CC}	4	pF
C _{OUT}	Output Capacitance	V _{CC} = 3.0V, V _O = 0V or V _{CC}	10	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.

Physical Dimensions inches (millimeters) unless otherwise noted



**48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
Package Number MS48A**



**48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48**