

March 2001 Revised August 2001

74LVTH16500

Low Voltage 18-Bit Universal Bus Transceivers with Bushold and 3-STATE Outputs

General Description

The LVTH16500 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and <u>OEBA</u>), latch-enable (LEAB and LEBA), and clock (<u>CLKAB</u> and <u>CLKBA</u>) inputs.

The LVTH16500 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

The transceiver is designed for low voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16500 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power up/down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16500
- ESD Performance:

Human-Body Model > 2000V

Machine Model > 200V

Charged-Device Model > 1000V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Ordering Code:


Order Number	Package Number	Package Description
74LVTH16500GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74LVTH16500MEA (Note 2)	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16500MTD (Note 2)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only.


Note 2: Devices also available in Tape and Reel. Specify by appending the suffix "X" to the ordering code.

Connection Diagrams

Pin Assignment for SSOP and TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
A ₁ -A ₁₈ B ₁ -B ₁₈	Data Register A Inputs/3-STATE Outputs
B ₁ -B ₁₈	Data Register B Inputs/3-STATE Outputs
CLKAB, CLKBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
OEAB, $\overline{\text{OEBA}}$	Output Enable Inputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	A ₂	A ₁	OEAB	GND	B ₁	B ₂
В	A ₄	A_3	LEAB	CLKAB	B ₃	B ₄
С	A ₆	A ₅	V _{CC}	V _{CC}	B ₅	В ₆
D	A ₈	A ₇	GND	GND	B ₇	B ₈
E	A ₁₀	A ₉	GND	GND	B ₉	B ₁₀
F	A ₁₂	A ₁₁	GND	GND	B ₁₁	B ₁₂
G	A ₁₄	A ₁₃	V _{CC}	V _{CC}	B ₁₃	B ₁₄
Н	A ₁₆	A ₁₅	OEAB	CLKBA	B ₁₅	B ₁₆
J	A ₁₇	A ₁₈	LEBA	GND	B ₁₈	B ₁₇

Function Table (Note 3)

	Inputs						
OEAB	LEAB	B _n					
L	Х	Х	Х	Z			
Н	Н	Χ	L	L			
Н	Н	Χ	Н	Н			
Н	L	\downarrow	L	L			
Н	L	\downarrow	Н	Н			
Н	L	Н	X	B ₀ (Note 4)			
Н	L	L	X	B ₀ (Note 5)			

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance

X = Immaterial Z ↓ = HIGH-to-LOW Clock Transition

Note 3: A-to-B data flow is shown: B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and $\overline{\text{CLKBA}}$. $\overline{\text{OEBA}}$ is active LOW.

Note 4: Output level before the indicated steady-state input conditions were established.

Note 5: Output level before the indicated steady-state input conditions were established, provided that $\overline{\text{CLKAB}}$ was LOW before LEAB went LOW.


Functional Description

For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. Output-enable OEAB is active-HIGH. When OEAB is

HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active-HIGH and OEBA is active-LOW).

Logic Diagram



Absolute Maximum Ratings(Note 6)

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 7)	V	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA	
Io	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA	
		128	V _O > V _{CC} Output at LOW State	IIIA	
I _{CC}	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 6: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 7: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics T_A = -40°C to +85°C v_{cc} Conditions Symbol Units Min (V) Max V_{IK} Input Clamp Diode Voltage 2.7 -1.2 $I_1 = -18 \text{ mA}$ V_{IH} Input HIGH Voltage 2.7-3.6 2.0 $V_0 \le 0.1V$ or V $V_O \ge V_{CC} - 0.1V$ V_{IL} Input LOW Voltage 2.7-3.6 0.8 2.7-3.6 $I_{OH} = -100 \mu A$ V_{CC} - 0.2 Output HIGH Voltage $I_{OH} = -8 \text{ mA}$ 2.7 $I_{OH} = -32 \text{ mA}$ 3.0 2.0 V_{OL} Output LOW Voltage 2.7 V $I_{OL} = 100 \mu A$ 27 0.5 V $I_{OL} = 24 \text{ mA}$ 3.0 0.4 V $I_{OL} = 16 \text{ mA}$ $I_{OL} = 32 \text{ mA}$ 3.0 0.5 $I_{OL} = 64 \text{ mA}$ 3.0 0.55 Bushold Input Minimum Drive 75 μΑ $V_{I} = 0.8V$ I_{I(HOLD)} 3.0 -75 μΑ $V_1 = 2.0V$ Bushold Input Over-Drive 500 цΑ (Note 8) 3.0 Current to Change State -500 (Note 9) μА Input Current $V_1 = 5.5V$ μΑ Control Pins 3.6 ±1 μΑ $V_I = 0V$ or V_{CC} $V_I = 0V$ -5 μΑ Data Pins 3.6 $V_I = V_{CC}$ μА $0V \le V_I \text{ or } V_O \le 5.5V$ Power Off Leakage Current 0 ±100 I_{OFF} μΑ Power Up/Down 3-STATE $V_0 = 0.5V \text{ to } 3.0V$ $I_{PU/PD}$ 0-1.5V ±100 μΑ $V_I = GND \text{ or } V_{CC}$ Output Current 3-STATE Output Leakage Current 3.6 -5 $V_0 = 0.0V$ I_{OZL} цΑ $V_O = 3.6V$ 3-STATE Output Leakage Current 3.6 μА 3-STATE Output Leakage Current $V_{CC} < V_O \le 5.5V$ 3.6 10 μΑ I_{OZH^+} Power Supply Current 3.6 0.19 mΑ Outputs HIGH I_{CCH} Outputs LOW Power Supply Current 3.6 5 mΑ I_{CCL} 0.19 Outputs Disabled Power Supply Current 3.6 mΑ I_{CCZ}

Note 8: An external driver must source at least the specified current to switch from LOW-to-HIGH

Note 9: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

 $\textbf{Note 10:} \ \ \text{This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.$

3.6

3.6

Dynamic Switching Characteristics (Note 11)

Power Supply Current

(Note 10)

Increase in Power Supply Current

I_{CCZ}+

Symbol	Parameter	v _{cc}	$T_A = 25^{\circ}C$			Units	Conditions	
Зушьог	raiametei	(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}} = \textbf{50} \ \textbf{pF}, \ \textbf{R}_{\textbf{L}} = \textbf{500} \Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 12)	
VOLV	Quiet Output Minimum Dynamic Vol	3.3		-0.8		V	(Note 12)	

0.19

0.2

mΑ

 $V_{CC} \le V_O \le 5.5V$,

Outputs Disabled

One Input at V_{CC} - 0.6V

Other Inputs at V_{CC} or GND

Note 11: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 12: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

				$T_A = -40$ °C to +85°C, $C_L = 50$ pF, $R_L = 500 \Omega$				
Symbol	Parameter			.3 ± 0.3V	$V_{CC} = 2.7V$		Units	
		Min	Max	Min	Max			
f _{MAX}	CLKAB or CLKBA to B or A				150		MHz	
t _{PLH}	Propagation Delay			5.2	1.3	5.8	ns	
t _{PHL}	Data to Outputs			4.7	1.3	5.3	115	
t _{PLH}	Propagation Delay		1.5	5.5	1.5	6.3	ns	
t _{PHL}	LEBA or LEAB to B or A		1.5	5.1	1.5	5.7	115	
t _{PLH}	Propagation Delay		1.3 5.8 1.3 6.9					
t _{PHL}	CLKBA or CLKAB to B or A			5.0	1.3	5.9	ns	
t _{PZH}	Output Enable Time	Output Enable Time			1.3	5.7		
t _{PZL}				5.5	1.3	6.5	ns	
t _{PHZ}	Output Disable Time			6.0	1.7	6.7	ns	
t_{PLZ}			1.6	5.8	1.7	6.3	115	
t _{SU}	Setup Time	A before CLKAB	2.9		2.9			
		B before CLKBA	2.9		2.9			
		A or B before LE, CLK HIGH	1.8		0.9		ns	
		A or B before LE, CLK LOW	2.9		2.3			
t _H	Hold Time	A or B after CLK	0.5		0.9			
		A or B after LE	1.6		1.6		ns	
t _W	Pulse Duration	LE HIGH	3.3		3.3			
		CLK HIGH or LOW	3.3		3.3		ns	
toslh	Output to Output Skew (Note 13)	•		1.0		1.0	ns	
toshl				1.0		1.0	115	


Note 13: Skw is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 14)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 14: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

Physical Dimensions inches (millimeters) unless otherwise noted



NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- A. THIS PACKAGE CONFORMS TO JEDEC MU-205

 B. ALL DIMENSIONS IN MILLIMETERS


 C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)


 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A Preliminary





56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com