



# 74LVX573


## LOW VOLTAGE OCTAL D-TYPE LATCH (3-STATE NON INV.) WITH 5V TOLERANT INPUTS

- HIGH SPEED:  $t_{PD} = 6.4 \text{ ns}$  (TYP.) at  $V_{CC} = 3.3\text{V}$
- 5V TOLERANT INPUTS
- POWER-DOWN PROTECTION ON INPUTS
- INPUT VOLTAGE LEVEL:  
 $V_{IL} = 0.8\text{V}$ ,  $V_{IH} = 2\text{V}$  at  $V_{CC} = 3\text{V}$
- LOW POWER DISSIPATION:  
 $I_{CC} = 4 \mu\text{A}$  (MAX.) at  $T_A = 25^\circ\text{C}$
- LOW NOISE:  
 $V_{OLP} = 0.3\text{V}$  (TYP.) at  $V_{CC} = 3.3\text{V}$
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OH}| = I_{OL} = 4 \text{ mA}$  (MIN)
- BALANCED PROPAGATION DELAYS:  
 $t_{PLH} \cong t_{PHL}$
- OPERATING VOLTAGE RANGE:  
 $V_{CC}$  (OPR) = 2V to 3.6V
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 573
- IMPROVED LATCH-UP IMMUNITY

### DESCRIPTION

The LVX573 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power and low noise 3.3V applications.

This 8 bit D-Type flip-flop is controlled by a latch enable input (LE) and an output enable input ( $\overline{\text{OE}}$ ).




While the LE input is held at a high level, the Q outputs will follow the data input precisely. When the LE is taken low, the Q outputs will be latched precisely at the logic level of D input data. While the ( $\overline{\text{OE}}$ ) input is low, the 8 outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.

It has better speed performance at 3.3V than 5V LSTTL family combined with the true CMOS low power consumption.


Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

### PIN CONNECTION AND IEC LOGIC SYMBOLS



INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	$\overline{OE}$	3 State Output Enable Input (Active LOW)
2, 3, 4, 5, 6, 7, 8, 9	D0 to D7	3 State Latch Outputs
12, 13, 14, 15, 16, 17, 18, 19	Q0 to Q7	Data Inputs
11	LE	Latch Enable Input
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive Supply Voltage

TRUTH TABLE

INPUTS			OUTPUTS
$\overline{OE}$	LE	D	Q
H	X	X	Z
L	L	X	NO CHANGE *
L	H	L	L
L	H	H	H

X: Don't care  
 Z: High impedance  
 \* Q outputs are latched at the time when the LE input is taken low

LOGIC DIAGRAMS



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0	V
V <sub>I</sub>	DC Input Voltage	-0.5 to 7.0	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	- 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Current	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage (note 1)	2 to 3.6	V
V <sub>I</sub>	Input Voltage	0 to 5.5	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature:	-40 to +85	°C
dt/dv	Input Rise and Fall Time (V <sub>CC</sub> = 3V) (note 2)	0 to 100	ns/V

1) Truth Table guaranteed: 1.2V to 3.6V

2) V<sub>IN</sub> from 0.8V to 2V

DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value					Unit	
				V <sub>CC</sub> (V)	T <sub>A</sub> = 25 °C			-40 to 85 °C		
					Min.	Typ.	Max.	Min.		Max.
V <sub>IH</sub>	High Level Input Voltage	2.0		1.5			1.5		V	
		3.0		2.0			2.0			
		3.6		2.4			2.4			
V <sub>IL</sub>	Low Level Input Voltage	2.0				0.5		0.5	V	
		3.0				0.8	0.8			
		3.6				0.8	0.8			
V <sub>OH</sub>	High Level Output Voltage	2.0	V <sub>I</sub> <sup>(*)</sup> =	I <sub>O</sub> = -50 μA	1.9	2.0		1.9	V	
		3.0	V <sub>IH</sub> or	I <sub>O</sub> = -50 μA	2.9	3.0		2.9		
		3.0	V <sub>IL</sub>	I <sub>O</sub> = -4 mA	2.58			2.48		
V <sub>OL</sub>	Low Level Output Voltage	2.0	V <sub>I</sub> <sup>(*)</sup> =	I <sub>O</sub> = 50 μA		0.0	0.1	0.1	V	
		3.0	V <sub>IH</sub> or	I <sub>O</sub> = 50 μA		0.0	0.1	0.1		
		3.0	V <sub>IL</sub>	I <sub>O</sub> = 4 mA			0.36	0.44		
I <sub>I</sub>	Input Leakage Current	3.6	V <sub>I</sub> = 5V or GND				±0.1		±1	μA
I <sub>OZ</sub>	3 State Output Leakage Current	3.6	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND				±0.25		±2.5	μA
I <sub>CC</sub>	Quiescent Supply Current	3.6	V <sub>I</sub> = V <sub>CC</sub> or GND				4		40	μA

(\*) All outputs loaded.

DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions		Value					Unit	
				V <sub>CC</sub> (V)	T <sub>A</sub> = 25 °C			-40 to 85 °C		
					Min.	Typ.	Max.	Min.		Max.
V <sub>OLP</sub>	Dynamic Low Voltage Quiet Output (note 1, 2)	3.3	C <sub>L</sub> = 50 pF		0.3	0.8			V	
V <sub>OLV</sub>				-0.8	-0.3					
V <sub>IHD</sub>	Dynamic High Voltage Input (note 1, 3)	3.3				2				
V <sub>ILD</sub>	Dynamic Low Voltage Input (note 1, 3)	3.3		0.8						

1) Worst case package

2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n - 1) outputs switching and one output at GND

3) max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). f=1MHz



**AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50$  pF,  $R_L = 500 \Omega$ , Input  $t_r = t_f = 3$  ns)

Symbol	Parameter	Test Condition		Value					Unit
		$V_{CC}$ (V)	$C_L$ (pF)	$T_A = 25 \text{ }^\circ\text{C}$			$-40 \text{ to } 85 \text{ }^\circ\text{C}$		
				Min.	Typ.	Max.	Min.	Max.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time LE to Q	2.7	15		8.2	15.6	1.0	18.5	ns
		2.7	50		10.7	19.1	1.0	22.0	
		3.3 <sup>(*)</sup>	15		6.4	10.1	1.0	12.0	
		3.3 <sup>(*)</sup>	50		8.9	13.6	1.0	15.5	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time D to Q	2.7	15		7.6	14.5	1.0	17.5	ns
		2.7	50		10.1	18.0	1.0	21.0	
		3.3 <sup>(*)</sup>	15		5.9	9.3	1.0	11.0	
		3.3 <sup>(*)</sup>	50		8.4	12.8	1.0	14.5	
$t_{PZL}$ $t_{PZH}$	Output Enable Time	2.7	15	$R_L = 1 \text{ k}\Omega$	7.8	15.0	1.0	18.5	ns
		2.7	50		10.3	18.5	1.0	22.0	
		3.3 <sup>(*)</sup>	15		6.1	9.7	1.0	12.0	
		3.3 <sup>(*)</sup>	50		8.6	13.2	1.0	15.5	
$t_{PLZ}$ $t_{PHZ}$	Output Disable Time	2.7	15	$R_L = 1 \text{ k}\Omega$	12.1	19.1	1.0	22.0	ns
		3.3 <sup>(*)</sup>	50		10.1	13.6	1.0	15.5	
$t_w$	LE pulse Width, HIGH	2.7	15			6.5		7.5	ns
		3.3 <sup>(*)</sup>	50			5.0		5.0	
$t_s$	Setup Time D to LE HIGH or LOW	2.7	15			5.0		5.0	ns
		3.3 <sup>(*)</sup>	50			3.5		3.5	
$t_h$	Hold Time D to LE HIGH or LOW	2.7	15			1.5		1.5	ns
		3.3 <sup>(*)</sup>	50			1.5		1.5	
$t_{OSLH}$ $t_{OSHL}$	Output to Output Skew Time (note 1, 2)	2.7	50		0.5	1.0		1.5	ns
		3.3 <sup>(*)</sup>	50		0.5	1.0		1.5	

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW

2) Parameter guaranteed by design


(\*) Voltage range is  $3.3\text{V} \pm 0.3\text{V}$

**CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions		Value					Unit
		$V_{CC}$ (V)		$T_A = 25 \text{ }^\circ\text{C}$			$-40 \text{ to } 85 \text{ }^\circ\text{C}$		
				Min.	Typ.	Max.	Min.	Max.	
$C_{IN}$	Input Capacitance	3.3			4				pF
$C_{OUT}$	Output Capacitance	3.3			6				pF
$C_{PD}$	Power Dissipation Capacitance (note 1)	3.3	$f_{IN} = 10 \text{ MHz}$		29				pF

1)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC'n}$  (per circuit)


TEST CIRCUIT





TEST	SWITCH
$t_{PLH}$ , $t_{PHL}$	Open
$t_{PZL}$ , $t_{PLZ}$	$V_{CC}$
$t_{PZH}$ , $t_{PHZ}$	GND

$C_L = 15/50$  pF or equivalent (includes jig and probe capacitance)  
 $R_L = R_1 = 1K\Omega$  or equivalent  
 $R_T = Z_{out}$  of pulse generator (typically  $50\Omega$ )


**WAVEFORM 1: LE TO Qn PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn TO LE SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)**



**WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES** ( $f=1\text{MHz}$ ; 50% duty cycle)**WAVEFORM 3: PROPAGATION DELAY TIME** ( $f=1\text{MHz}$ ; 50% duty cycle)

**SO-20 MECHANICAL DATA**

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.10		0.20	0.004		0.007
a2			2.45			0.096
b	0.35		0.49	0.013		0.019
b1	0.23		0.32	0.009		0.012
C		0.50			0.020	
c1	45 (typ.)					
D	12.60		13.00	0.496		0.512
E	10.00		10.65	0.393		0.419
e		1.27			0.050	
e3		11.43			0.450	
F	7.40		7.60	0.291		0.299
L	0.50		1.27	0.19		0.050
M			0.75			0.029
S	8 (max.)					



P013L



## TSSOP20 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.1			0.433
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.85	0.9	0.95	0.335	0.354	0.374
b	0.19		0.30	0.0075		0.0118
c	0.09		0.2	0.0035		0.0079
D	6.4	6.5	6.6	0.252	0.256	0.260
E	6.25	6.4	6.5	0.246	0.252	0.256
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°	4°	8°	0°	4°	8°
L	0.50	0.60	0.70	0.020	0.024	0.028

