# 74S225/A

Asynchronous First-In First-Out Memory (FIFO) 16 x 5



#### Features/Benefits

- DC to 20-MHz shift-in/shift-out rates
- · Fully expandable by word width and depth
- Three-state outputs
- TTL-compatible inputs and outputs
- Functionally compatible with T.I. SN74S225
- Designed for extended testability

#### **Description**

The 74S225/A is a Schottky-clamped transistor-transistor logic (STTL) 16x5 First-In-First-Out memory (FIFO) which operates from DC to 10/20 MHz. The data is loaded and emptied on a

#### Pin Names


PIN#	PIN NAME	DESCRIPTION
1	CLK A	Load clock A
2	IR	Input ready
3	UNCK OUT	Unload clock output
4-8	D0-D4	Data inputs
9	ŌĒ	Output enable
10	GND	Ground pin
11-15	Q4-Q0	Data outputs
16	UNCLK IN	Unload clock input
17	OR	Output ready
18	CLR	Clear
19	CLK B	Load clock B
20	v <sub>CC</sub>	Supply voltage


### **Ordering Information**

Part Number	Package	Temp	Description
74S225	CD 020, PD 020	Com	10 MHz in/out
74S225A	CD 020, PD 020	Com	20 MHz in/out

first-in-first-out basis through asynchronous input and output ports. These devices are used in digital systems performing data transfers when source and receiver are not operating at the same data rate. FIFOs are also used as data buffers where the source and receiver are not operating at the same time. Both word length and FIFO depth are expandable. Unload clock output (Pin 3) is designed for testability of VOL.

### **Pin Configuration**





Publication # Rev. Amendment 10674 A /0 Issue Date: May 1988

2-105

# **Absolute Maximum Ratings**

Whating maximum in a single	
	0.5 V to 7 V
Supply voltage V <sub>CC</sub>	-1.5 V to 7 V
Off-state output voltage	65 10 1190 0

### **Operating Conditions**

SYMBOL	PARAMETER FIGURE		74S225 MIN TYP	74S225 MIN TYP MAX			UNIT	
v <sub>CC</sub>	Supply voltage		4.75	5.25	4.75		5.25	٧
t <sub>A</sub>	Operating free-air temperature		0	75	0		75	°C
tLCKH	LOAD CLOCK pulse width, A or B, t <sub>w</sub> (HIGH)	2	22	36	25			ns
tiDS	Setup time, data to load clock	2	-201*		-201	* 		ns
t <sub>IDH</sub>	Hold time, data from load clock	2	501		70t			ns
tUCKL	UNLOAD CLOCK INPUT pulse width, tw (LOW)	4	7	36	7			ns
t <sub>CLW</sub>	CLEAR pulse width, tw (low)	2	20		40			ns
t <sub>CLCK</sub>	Setup time, clear release to load clock, t <sub>SU</sub>	2	10		251			ns

<sup>\*</sup> Data must be setup within 20 ns after valid Load Clock (A or B) pulse (positive transition).

# Switching Characteristics Over Operating Conditions

	PARAMETER		FIGURE	74S225A			748225			UNIT
SYMBOL	PARAMET	TIGORE	MIN	TYP	MAX	MIN	TYP	MAX		
_	t t t t A alasia B	Cascade Mode**	2	20	22	,	10	20		MHz
fIN	Load clock A or clock B	Standalone Mode								
t <sub>LCIRL</sub>	CLK A or CLK B to IRI **		2		43	55		55	75	ns
tLCCOL	CLK A or CLK B to UNCK OL	JT.	2		31	40		25	50	ns
20002		Cascade Mode***	4	20	22		10	20		MHz
fout	Unload clock input	Standalone Mode	-							ļ
†UCKORL	UNCK IN 1 to OR LOW		4		26	35		30	45	ns
†UCKORH	UNCK IN 1 to OR HIGH		4		32	45		40	60	ns
todh	Output data hold, UNCK IN to	Output data hold, UNCK IN to output data		20	30		20	50		ns
tops	Output data setup, UNCK IN to output data		4		41	55		50	75	ns
t <sub>BIP</sub>	CLK A or CLK B to OR 1		7		167	220		190	300	ns
tCLOL	CLR to OR I		6		31	40		35	60	ns
tCLIH	CLR to IR 1		6		15	20		16	35	ns
tuckow	Pulse width, UNCK OUT, tw		2	7	11		7	14		ns
tORD	OR 1 to output data		4		9	15		10	20	ns
†BUBI	UNCK IN to IR 1 (bubble-back time)		8		214	290		255	400	ns
t <sub>BUBC</sub>	UNCK IN to UNCK OUT i (b	ubble-back time)	8		226	290		270	400	ns

Arrow indicates that it is referenced to the HIGH-to-LOW transition.

**2-106** 74S225/A

<sup>1 =</sup> Arrow indicates that it is referenced to the LOW-to-HIGH transition.

<sup>\*\* 16</sup>th word only.

### Switching Characteristics Over Operating Conditions

SYMBOL		FIGURE	74S225A			74\$225			
	PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>PHZ</sub>	Output disable delay, $\overline{OE}$ to $Q_i$ , $C_1$ = 5 pF	1		8	25		10	25	ns
t <sub>PLZ</sub>	Output disable delay, OE to Qi, OL - 5 pr			18	25			2.5	
t <sub>PZL</sub>	Output anable dalay OF to O. C 5 p5			19	40		25	40	200
tPZH	Output enable delay, $\overline{OE}$ to $Q_i$ , $C_L = 5 pF$	<u>'</u>		23	40		23	40	ns

### **Test Load for Bi-State Output**

### **Test Load for Three-State Output**



<sup>\*</sup> The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Input Pulse Amplitude = 3.0 V Input Rise and Fall Time (15%–90%) = 2.5 ns Measurements made at 1.5 V




Figure 1. Enable and Disable

Weveform 1 is for an output with internal conditions such that the output is low except when disabled.

Waveform 2 is for an output with internal conditions such that the output is high

2-107

# **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAME	TER		MIN TY	MAX	UNIT		
	Low-level input v	oltage				0.8	٧	
V <sub>IL</sub>						2.0		V
V <sub>IH</sub> _	High-level input		34 54151	I <sub>1</sub> = -18 mA			-1.5	V
v <sub>IC</sub>	Input clamp volta	<del></del>	V <sub>CC</sub> = MIN	1 = -10 IIIA		<del> </del>	-1	mA
<sup>1</sup> IL1	Low-level	D <sub>0</sub> -D <sub>4</sub>	V <sub>CC</sub> = MAX	V <sub>1</sub> = 0.5 V				+-
I <sub>IL2</sub>	input current	All others					25	mA
					Data inputs		40	μА
чн	High-level input	current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.7 V	Others		25	
l <sub>l</sub>	Maximum input	current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V			1_	mA
				I <sub>OL</sub> = 16 mA (Da	ta outputs)		0.5	V
VOL	Low-level output	t voltage"	V <sub>CC</sub> = MIN	OL = 8 mA (All o	others)			
				I <sub>OH</sub> = -6.5 mA (Data outputs) I <sub>OH</sub> = -3.2 mA (All others)		2.4		l v
VOH	High-level outpu	it voltage	V <sub>CC</sub> = MIN					
los	Output short-cir	cuit current**	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0 V		-30	-100	mA
IHZ			V <sub>CC</sub> = MAX				50	μА
	Off-state output	current	V <sub>CC</sub> = MAX				-50	μΑ
ILZ				Inputs low, All	74S225	8	0 120	T.,
lcc	Supply current		V <sub>CC</sub> = MAX	outputs open 74S225A		8	0 125	mA

<sup>\*</sup> To measure VOL on Pin 3, force 10 V on Pin 9 (Extended Testability).

# **Functional Description**

#### **Data Input**

After power up the CLEAR is pulsed low (Figure 5) to prepare the FIFO to accept data in the first location. Clear must be applied prior to use to ensure proper operation. When Input Ready (IR) is HIGH, the first location is ready to accept data from the  $D_{\boldsymbol{x}}$ inputs. Data then present at the data inputs is entered into the first location when both Load Clocks (CLK A and CLK B) are brought HIGH. The CLK A HIGH and CLK B HIGH signal causes the IR and UNCK OUT to pulse LOW. Once data is entered into the first cell, the transfer of data from any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. thip defines the time required for the first data to travel from input to the output of a previously empty device. When the sixteenth word is clocked into the device, the memory is full (sixteen words) and IR remains low. The Unload Clock Output is provided chiefly for use in cascading devices to extend FIFO depth (Figure 9). When Input Ready is Low, do not attempt to shift-in new data.

#### **Data Output**

2-108

Data is read from the Q<sub>X</sub> outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Unload Clock Input (UNCK IN) LOW. A LOW signal at UNCK IN causes the OR to go LOW. Valid data is maintained while the UNCK IN is LOW. When UNCK IN is brought HIGH the upstream data, provided that stage has valid data is shifted to the output stage.

When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW and Data remains valid for the last word.


Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tBUBI) or completely empty (Output Ready stays LOW for at least tRIP).

## AC Test and High-Speed App. Notes

Since the FIFO is a high-speed device, care must be exercised in the design of the hardware and the timing utilized within the PC board design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1  $\mu F$  directly between  $V_{CC}$  and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Load Clocks (A, B) — Unload Clock Output-Input Ready combination, as well as the Unload Clock Input-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Load Clock pulse is not recognized until Input Ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or affected by (CLR), the LOAD-CK activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (tIDH) and the next activity of Input Ready (t<sub>LCIRL</sub>) to be extended relative to Load Clock (A or B) going HIGH.

74S225/A


<sup>\*\*</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



NOTES: 1. Permissible negative setup time for input data

2. Measure t<sub>LCIRL</sub> for 16th input word only

Figure 2. Input Timing



NOTES: 1. Input Ready HIGH indicates space is available and a Load Clock (A and B) pulse may be applied.

- 2. Input Data is loaded into the first word.
- Unload Clock Output pulses indicating the first word is full and the Data from the first word is released for "fall-through" to second word.
- 4. If the second word is already full, then the data remains at the first word. Since the FIFO is now full, Input Ready remains LOW.





Figure 4. Output Timing




NOTES: 1. Output Ready HIGH indicates that data is available and an Unload Clock Input pulse may be applied.

- 2. Unload Clock Input goes LOW creating an empty position at word 16 for word 15 to "fall-through" to.
- 3. Output Ready goes LOW.
- 4. Unload Clock Input goes HIGH, causing Output Ready to go HIGH, indicating that new data (B) is now available at the FIFO outputs.
- 5. If the FIFO has only one word loaded (A-DATA), then Output Ready stays LOW and the A-DATA remains on the outputs.


NOTE: Assume FIFO initially contains at least two words.

Figure 5. The Mechanism of Shifting Data Out of the FIFO



NOTE: Assume FIFO is full before CLEAR goes active.


Figure 6. Clear Timing



NOTES: 1. FIFO is initially empty.

2. Unload Clock input and one Load Clock held HIGH throughout.

Figure 7. t<sub>RIP</sub> Specifications



NOTES: 1. FIFO is initially full.

2. Load Clock (A and B) held HIGH throughout.

Figure 8. tBUBI, tBUBC Specifications

74S225/A

2-111




Figure 9. 48x10 FIFO with 74S225/A

**2-112** 74S225/A