October 1997 Revised November 2001

FAIRCHILD

SEMICONDUCTOR

74VCX16373 Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state.

The 74VCX16373 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (I_n to O_n) 3.0 ns max for 3.0V to 3.6V V_{CC}
- 3.0 ns max for 3.0V to 3.6V V_{CC}
- Power-off high impedance inputs and outputs
- Support live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:
 - Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74VCX16373GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCX16373MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



74VCX16373

Pin Assignment for TSSOP						
_ [\bigcirc					
0E ₁ —	1	48 – LE ₁				
°° —	2	47 – I ₀				
0 ₁ —	3	46 l				
GND —	4	45 — GND				
0 ₂ —	5	44 l ₂				
0 ₃ —	6	43 — I ₃				
v _{cc} –	7	42 — V _{CC}				
0 ₄ —	8	4 1 l ₄				
o ₅ —	9	40 — I ₅				
GND —	10	39 — GND				
0 ₆ —	11	38 — I ₆				
0 ₇ —	12	37 — I ₇				
0 ₈ —	13	36 – I ₈				
0 ₉ —	14	35 — I ₉				
GND —	15	34 — GND				
0 ₁₀ —	16	33 — I ₁₀				
0 ₁₁ —	17	32 — I ₁₁				
v _{cc} —	18	31 – V _{CC}				
0 ₁₂ —	19	30 – I ₁₂				
0 ₁₃ —	20	29 - I ₁₃				
GND —	21	28 — GND				
0 ₁₄ —	22	27 – I ₁₄				
0 ₁₅ —	23	26 – I ₁₅				
0E2 -	24	25 — LE ₂				
Pin A	ssignment fo	r FBGA				
	1234	56				
	0000					
е С	0000					
0 0						
Ш	0000	ŏŏl				
L L	0000	ŏŏ				
σ	0000	ŏŏ				
Ŧ	0000	õõ				

000000

(Top Thru View)

~

Connection Diagrams

Pin Descriptions

Pin Names	Description	
0E _n	Output Enable Input (Active LOW)	
LEn	Latch Enable Input	
I ₀ —I ₁₅	Inputs	
O ₀ -O ₁₅	Outputs	
NC	No Connect	

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	LE ₁	NC	I ₀
В	0 ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	l ₃	I ₄
D	0 ₆	0 ₅	GND	GND	1 ₅	I ₆
E	0 ₈	0 ₇	GND	GND	۱ ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	0 ₁₂	0 ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
н	0 ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	\overline{OE}_2	LE ₂	NC	I ₁₅

Truth Tables


	Inputs		Outputs
LE ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
L	L	Х	O ₀
	Inputs		Outputs
LE ₂	$\frac{\text{Inputs}}{\text{OE}_2}$	I ₈ —I ₁₅	Outputs O ₈ -O ₁₅
LE ₂		I8-I15 X	-
_	OE ₂		0 ₈ -0 ₁₅
x	OE ₂	X	0 ₈ -0 ₁₅ Z

Functional Description

The 74VCX16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

Logic Diagram

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE_n. The <u>3-STATE</u> outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



OE,

74VCX16373

 0_8 0_9 0_{10} 0_{11} 0_{12} 0_{13} 0_{14} 0_{15} Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com

Absolute Maximum Ratings(Note 4)

		C
Supply Voltage (V _{CC})	-0.5V to +4.6V	U
DC Input Voltage (VI)	-0.5V to +4.6V	F
Output Voltage (V _O)		
Outputs 3-STATED	-0.5V to +4.6V	- I
Outputs Active (Note 5)	–0.5V to V _{CC} +0.5V	C
DC Input Diode Current (I_{IK}) $V_I < 0V$	–50 mA	
DC Output Diode Current (I _{OK})		
V _O < 0V	–50 mA	C
$V_{O} > V_{CC}$	+50 mA	
DC Output Source/Sink Current		
(I _{OH} /I _{OL})	±50 mA	
DC V _{CC} or GND Current per		
Supply Pin (I _{CC} or GND)	±100 mA	F
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	Ν

Recommended Operatin Conditions (Note 6)					
Power Supply					
Operating	1.4V to 3.6V				
Input Voltage	-0.3V to +3.6V				
Output Voltage (V _O)					
Output in Active States	0V to V _{CC}				
Output in "OFF" State	0.0V to 3.6V				
Output Current in I _{OH} /I _{OL}					
$V_{CC} = 3.0V$ to 3.6V	±24 mA				
$V_{CC} = 2.3V$ to 2.7V	±18 mA				
V _{CC} = 1.65V to 2.3V	±6 mA				
$V_{CC} = 1.4V$ to 1.6V	±2 mA				
Free Air Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$				
Minimum Input Edge Rate ($\Delta t/\Delta V$)					
V_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V	10 ns/V				

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_{O} Absolute Maximum Rating must be observed.

Note 6: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	$0.65 \times V_{\text{CC}}$		v
			1.4 - 1.6	$0.65 \times V_{\text{CC}}$		
VIL	LOW Level Input Voltage		2.7–3.6		0.8	
			2.3–2.7		0.7	V
			1.65–2.3		$0.35 \times V_{\text{CC}}$	
			1.4 - 1.6		$0.35 \times V_{\text{CC}}$	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7–3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.2		
		$I_{OH} = -100 \ \mu A$	2.3–2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		v
		I _{OH} = -12 mA	2.3	1.8		v
		I _{OH} = -18 mA	2.3	1.7		
		$I_{OH} = -100 \ \mu A$	1.65–2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		I _{OH} = -100 μA	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7–3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		$I_{OL} = 18 \text{ mA}$	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \ \mu A$	2.3–2.7		0.2	v
		$I_{OL} = 12 \text{ mA}$	2.3		0.4	
		$I_{OL} = 18 \text{ mA}$	2.3		0.6	
		$I_{OL} = 100 \ \mu A$	1.65–2.3		0.2	
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	
		$I_{OL} = 100 \ \mu A$	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
I _I	Input Leakage Current	$0 \le V_I \le 3.6V$	1.4–3.6		±5.0	μA
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.4-3.6		±10	A
		$V_I = V_{IH}$ or V_{IL}	1.4-3.0		±10	μA
I _{OFF} I	Power-OFF Leakage Current	$0 \le (V_1, V_0) \le 3.6V$	0		10	μA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.4–3.6		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 7)	1.4–3.6		±20	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μA

AC Electrical Characteristics (Note 8)

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}$	C to +85°C,	Units	Figure
Symbol	Farameter	Conditions	(V)	Min	Max	Units	Number
t _{PHL} , t _{PLH}	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.8	3.0		-
	LE to O _n		2.5 ± 0.2	1.0	3.9	ns	Figures 1, 2
			1.8 ± 0.15	1.5	7.8		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.6	ns	Figures 7, 8
t _{PHL} , t _{PLH} Propagatio	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.8	3.0		F igure 6
	I _n to O _n		2.5 ± 0.2	1.0	3.4	ns	Figures 1, 2
			1.8 ± 0.15	1.5	6.8	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figures 7, 8
t _{PZL} , t _{PZH}	Output Enable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		Einen
			2.5 ± 0.2	1.0	4.6	ns	Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.2		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	18.4	ns	Figures 7, 9, 10
t _{PLZ} , t _{PHZ}	Output Disable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		Einen
			2.5 ± 0.2	1.0	3.8	ns	Figures 1, 3, 4
			1.8 ± 0.15	1.5	6.8		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6	ns	Figures 7, 9, 10
т _s	Setup Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	1.5			Figures
			2.5 ± 0.2	1.5		ns	Figures 1, 6
			1.8 ± 0.15	2.5			
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	3.0		ns	Figures 6, 7
т _н	Hold Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 1.0	1.0			-
			2.5 ± 0.2	1.0		ns	Figures 1, 6
			1.8 ± 0.15	1.0		1	
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.2		ns	Figures 6, 7

23
63
Ξ
ΰ
\$
Ň

AC Electrical Characteristics (Continued)

Symbol	ymbol Parameter	Parameter Conditions	V _{cc}	$T_{A}=-40^{\circ}C$ to $+85^{\circ}C,$		Units	Figure
Gymbol			(V)	Min	Max	onita	Number
Τ _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5		ns	
			2.5 ± 0.2	1.5			Figures 1, 4
			1.8 ± 0.15	4.0			
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	4.0		ns	Figures 4, 7
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	(Note 9)		2.5 ± 0.2		0.5		
			1.8 ± 0.15		0.75	ns	
		$C_1 = 15 \text{ pF}, R_1 = 2k\Omega$	1.5 ± 0.1		1.5		

Note 8: For $C_L = 50_PF$, add approximately 300 ps to the AC maximum specification.


Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	T _A = +25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
			Typical	
CIN	Input Capacitance	$V_{CC} = 1.8V$, 2.5V or 3.3V, $V_I = 0V$ or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		V _{CC} = 1.8V, 2.5V or 3.3V		




74VCX16373




www.fairchildsemi.com

8



74VCX16373

www.fairchildsemi.com



www.fairchildsemi.com