

January 2000 Revised August 2001

74VCXH16373

Low Voltage 16-Bit Transparent Latch with Bushold

General Description

The VCXH16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable $(\overline{\text{OE}})$ is LOW. When $\overline{\text{OE}}$ is HIGH, the outputs are in a high impedance state.

The VCXH16373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH16373 is designed for low voltage (1.65V to 3.6V) $\rm V_{CC}$ applications with output compatibility up to 3.6V.

The 74VCXH16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- \blacksquare t_{PD} (I_n to O_n)

3.0 ns max for 3.0V to 3.6V $\rm V_{\rm CC}$

3.4 ns max for 2.3V to 2.7V $\ensuremath{\text{V}_{\text{CC}}}$

6.8 ns max for 1.65V to 1.95V V_{CC}

- Static Drive (I_{OH}/I_{OL})
 - ±24 mA @ 3.0V V_{CC}

±18 mA @ 2.3V V_{CC}

±6 mA @ 1.65V V_{CC}

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

■ Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Ordering Code:

Order Number	Package Number	Package Description
74VCXH16373GX (Note 1)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCXH16373MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only.


Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




Connection Diagrams

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ –I ₁₅	Bushold Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	LE ₁	NC	I ₀
В	02	O ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	O ₆	O ₅	GND	GND	I ₅	I ₆
Е	O ₈	O ₇	GND	GND	I ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	O ₁₄	O ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	OE ₂	LE ₂	NC	I ₁₅

Truth Tables

	Outputs		
LE ₁	OE ₁	I ₀ –I ₇	0 ₀ -0 ₇
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

	Outputs		
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

H = HIGH Voltage Level

X = LOW Voltage Level
X = Immaterial (HIGH or LOW, control inputs may not float)
Z = High Impedance


O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

Functional Description

The 74VCXH16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE $_{\rm n}$) input is HIGH, data on the I $_{\rm n}$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE_n . The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3)

Recommended Operating Conditions (Note 5)

Supply Voltage (V_{CC})

DC Input Voltage (V_I)

-0.5V to 4.6V \overline{OE}_n , LE_n -0.5 V to $V_{CC} + 0.5 V$ $I_0 - I_{15}$

Output Voltage (V_O)

Outputs 3-STATED -0.5V to +4.6VOutputs Active (Note 4) $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CC}}$ +0.5 \mbox{V}

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ -50 mA +50 mA $V_{O} > V_{CC}$ DC Output Source/Sink Current

 (I_{OH}/I_{OL})

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ±100 mA

Storage Temperature Range (T_{STG})

Power Supply

-0.5V to +4.6V

 $\pm 50~\text{mA}$

 $-65^{\circ}C$ to $+150^{\circ}C$

1.65V to 3.6V Operating Data Retention Only 1.2V to 3.6V

Input Voltage -0.3V to V_{CC}

Output Voltage (V_O)

Output in Active States 0V to V_{CC}

Output in "OFF" State 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

tions for actual device operation.

 $V_{CC} = 3.0V$ to 3.6V±24 mA $V_{CC} = 2.3V$ to 2.7V±18 mA $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA -40°C to +85°C

Free Air Operating Temperature (T_A)

Minimum Input Edge Rate ($\Delta t/\Delta V$) $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the condi-

Note 4: IO Absolute Maximum Rating must be observed.

Note 5: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < V_{CC} ≤ 3.6V)

Symbol	Parameter		Conditions	V _{CC}	Min	Max	Units
Symbol			Conditions	(V)	With	IVIAX	Units
V _{IH}	HIGH Level Input Voltage			2.7-3.6	2.0		V
V _{IL}	LOW Level Input Voltage			2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	2.7-3.6	V _{CC} - 0.2		V
			I _{OH} = -12 mA	2.7	2.2		V
			I _{OH} = -18 mA	3.0	2.4		V
			I _{OH} = -24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.7-3.6		0.2	V
			I _{OL} = 12 mA	2.7		0.4	V
			I _{OL} = 18 mA	3.0		0.4	V
			I _{OL} = 24 mA	3.0		0.55	V
I	Input Leakage Current	Control Pins	$0 \le V_1 \le 3.6V$	2.7-3.6		±5.0	μΑ
		Data Pins	$V_I = V_{CC}$ or GND	2.7-3.6		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum		V _{IN} = 0.8V	3.0	75		μА
	Drive Hold Current		V _{IN} = 2.0V	3.0	-75		μΛ
I _{I(OD)}	Bushold Input Over-Drive		(Note 6)	3.6	450		μА
	Current to Change State		(Note 7)	3.6	-450		μΛ
I _{OZ}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.7–3.6		±10	μА
			$V_I = V_{IH}$ or V_{IL}	2.7-5.0		±10	μΑ
I _{OFF}	Power-OFF Leakage Current		0 ≤ (V _O) ≤ 3.6V	0		10	μΑ
I _{CC}	Quiescent Supply Current		V _I = V _{CC} or GND	2.7-3.6		20	μΑ
			$V_{CC} \le (V_O) \le 3.6V \text{ (Note 8)}$	2.7-3.6		±20	μΑ
Δl _{CC}	Increase in I _{CC} per Input		V _{IH} = V _{CC} - 0.6V	2.7-3.6		750	μΑ

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq $V_{CC} \leq$ 2.7V)

Symbol	Parameter		Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage			2.3 – 2.7	1.6		V
V _{IL}	LOW Level Input Voltage			2.3 – 2.7		0.7	V
V _{OH}	HIGH Level Output Voltage		$I_{OH} = -100 \mu A$	2.3 – 2.7	V _{CC} - 0.2		V
			$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
			$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
			$I_{OH} = -18 \text{ mA}$	2.3	1.7		V
V _{OL}	LOW Level Output Voltage		$I_{OL} = 100 \mu A$	2.3 – 2.7		0.2	V
			I _{OL} = 12 mA	2.3		0.4	V
			I _{OL} = 18 mA	2.3		0.6	V
I _I	Input Leakage Current	Control Pins	$0 \le V_1 \le 3.6V$	2.3 – 2.7		±5.0	μΑ
		Data Pins	$V_I = V_{CC}$ or GND	2.3 – 2.7		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum	•	$V_{IN} = 0.7V$	2.3	45		μА
	Drive Hold Current		V _{IN} = 1.6V	2.3	-45		μΑ
I _{I(OD)}	Bushold Input Over-Drive		(Note 9)	2.7	300		μА
	Current to Change State	Current to Change State		2.7	-300		μΛ
I _{OZ}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.3 – 2.7		±10	
			$V_I = V_{IH}$ or V_{IL}	2.3 – 2.1		±10	μΑ
I _{OFF}	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.3 – 2.7		20	μΑ
			$V_{CC} \le (V_O) \le 3.6V \text{ (Note 11)}$	2.3 – 2.7		±20	μΑ

Note 9: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 10: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 11: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq $V_{\mbox{\footnotesize CC}} < 2.3\mbox{\footnotesize V})$

Symbol	Parameter		Conditions	v _{cc} (v)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage			1.65 - 2.3	$0.65 \times V_{CC}$		V
V _{IL}	LOW Level Input Voltage			1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		V
			$I_{OH} = -6 \text{ mA}$	1.65	1.25		V
V _{OL}	LOW Level Output Voltage		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	V
			I _{OL} = 6 mA	1.65		0.3	V
I _I	Input Leakage Current	Control Pins	$0 \le V_1 \le 3.6V$	1.65 – 2.3		±5.0	μΑ
		Data Pins	$V_I = V_{CC}$ or GND	1.65 – 2.3		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum	•	$V_{IN} = 0.57V$	1.65	25		
	Drive Hold Current		$V_{IN} = 1.07V$	1.65	-25		μА
I _{I(OD)}	Bushold Input Over-Drive		(Note 12)	1.95	200		
	Current to Change State		(Note 13)	1.95	-200		μА
I _{OZ}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	1.65 - 2.3		140	
			$V_I = V_{IH}$ or V_{IL}	1.05 - 2.3		±10	μΑ
I _{OFF}	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μА
			$V_{CC} \le (V_O) \le 3.6 \text{V (Note 14)}$	1.65 - 2.3		±20	μΑ

Note 12: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 13: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 14: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 15)

		T $_{A}$ = -40°C to +85°C, C $_{L}$ = 30 pF, R $_{L}$ = 500 Ω						
Symbol	Parameter	V _{CC} = 3.	.3V ± 0.3V	V _{CC} = 2.	5V ± 0.2V	V _{CC} = 1.8	3V ± 0.15V	Units
		Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay I _n to O _n	0.8	3.0	1.0	3.4	1.5	6.8	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to O _n	0.8	3.0	1.0	3.9	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.5	1.0	4.6	1.5	9.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	3.5	1.0	3.8	1.5	6.8	ns
t _S	Setup Time	1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL}	Output to Output Skew		0.5		0.5		0.75	ns
t _{OSLH}	(Note 16)		0.5		0.5		0.73	113

Note 15: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.

Note 16: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V cc (V)	T _A = +25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance


Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Oyboi	i didilicioi	Conditions	Typical	
C _{IN}	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_I = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V$ or V_{CC} , $f = 10$ MHz,	20	pF
		V _{CC} = 1.8V, 2.5V or 3.3V	20	ы

AC Loading and Waveforms




TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$;
	V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V; 1.8V ± 0.15V
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit



Non-Inverting Functions






FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and $$t_{\mbox{\scriptsize REC}}$$ Waveforms






FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V _{CC}		
	$3.3V \pm 0.3V$	2.5V ± 0.2V	1.8V ± 0.15V
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} +0.3V	V _{OL} +0.15V	V _{OL} +0.15V
V _Y	V _{OH} −0.3V	V _{OH} -0.15V	V _{OH} -0.15V

$\textbf{Physical Dimensions} \ \ \text{inches (millimeters) unless otherwise noted}$






NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A (Preliminary)



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com