

74VHC4040 12-Stage Binary Counter

General Description

The VHC4040 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC4040 is a 12-stage counter which increments on the negative edge of the input clock and all outputs are reset to a low level by applying a logical high on the reset input. An input protection circuit insures that 0V to 7V can be applied to the inputs without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features



- High speed
- Low power dissipation: $I_{CC} = 4 \mu A$ (max) at $T_A = 25^\circ C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- All inputs are equipped with a power down protection function
- Balanced propagation delays: $t_{PLH} \cong t_{PHL}$
- Wide operating voltage range: $V_{CC} (opr) = 2V \sim 5.5V$
- Low noise: $V_{OLP} = 0.8V$ (max)
- Pin and function compatible with 74HC4040

Ordering Code: See Section 6


Commercial	Package Number	Package Description
74VHC4040M	M16A	16-Lead Molded JEDEC SOIC
74VHC4040N	N16E	16-Lead Molded DIP

Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter 'X' to the ordering code.

Logic Symbols




Connection Diagram



Pin Names	Description
$Q_0 - Q_{11}$	Flip-Flop Outputs
$\overline{CP}$	Negative Edged Triggered Clock
$\overline{MR}$	Master Reset

Logic Diagram




TL/F/11641-4

4-167

6501122 0083761 237

Timing Diagram



TL/F/11641-5

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_{IN})	-0.5V to +7.0V
DC Output Voltage (V_{OUT})	-0.5V to V_{CC} + 0.5V
Input Diode Current (I_{IK})	-20 mA
Output Diode Current (I_{OK})	± 20 mA
DC Output Current (I_{OUT})	± 25 mA
DC V_{CC} /GND Current (I_{CC})	± 75 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Lead Temperature (T_L) (Soldering, 10 seconds)	260°C

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

DC Characteristics for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC				Units	Conditions		
			T _A = 25°C			T _A = -40°C to +85°C				
			Min	Typ	Max	Min				Max
V _{IH}	High Level Input Voltage	2.0 3.0–5.5	1.50 0.7 V _{CC}			1.50 0.7 V _{CC}		V		
V _{IL}	Low Level Input Voltage	2.0 3.0–5.5	0.50 0.3 V _{CC}			0.50 0.3 V _{CC}		V		
V _{OH}	High Level Output Voltage	2.0	1.9	2.0		1.9		V	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 μA
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4		V		I _{OH} = -4 mA I _{OH} = -8 mA
		3.0 4.5	2.58 3.94			2.48 3.80				
V _{OL}	Low Level Output Voltage	2.0		0.0	0.1		0.1	V	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50 μA
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1	V		I _{OL} = 4 mA I _{OL} = 8 mA
		3.0 4.5		0.36 0.36		0.44 0.44				
I _{IN}	Input Leakage Current	0–5.5	± 0.1			± 1.0		μA	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5	4.0			40.0		μA	V _{IN} = V _{CC} or GND	

AC Electrical Characteristics for 'VHC Family Devices: See Section 2 for Waveforms

74VHC											
Symbol	Parameter	V _{CC} (V)	74VHC			74VHC		Units	Conditions		Fig. No.
			T _A = +25°C			T _A = -40°C to +85°C					
			Min	Typ	Max	Min	Max				
t _{PLH} t _{PHL}	Propagation Delay Time to Q ₁	3.3 ± 0.3	7.5	11.9	1.0	14.0	ns	C _L = 15 pF C _L = 50 pF		2-6	
			10.0	15.4	1.0	17.5				2-6	
		5.0 ± 0.5	4.8	7.3	1.0	8.5	ns			2-6	
			6.3	9.3	1.0	10.5				2-6	
t _{PLH} t _{PHL}	Propagation Delay Time between Stages from Q _n to Q _{n+1}	3.3 ± 0.3	2.4	4.4	1.0	5.0	ns	C _L = 15 pF C _L = 50 pF C _L = 15 pF C _L = 50 pF		2-5, 6	
										2-5, 6	
		5.0 ± 0.5	1.6	3.1	1.0	3.5	ns			2-5, 6	
										2-5, 6	
t _{PHL}	Propagation Delay Time MR-Q _n	3.3 ± 0.3	8.3	12.8	1.0	15.0	ns	C _L = 15 pF C _L = 50 pF C _L = 15 pF C _L = 50 pF		2-6	
			10.8	16.3	1.0	18.5				2-6	
		5.0 ± 0.5	5.6	8.6	1.0	10.0	ns			2-6	
			7.1	10.6	1.0	12.0				2-6	
f _{MAX}	Maximum Clock Frequency	3.3 ± 0.3	90	140	75		MHz	C _L = 15 pF C _L = 50 pF C _L = 15 pF C _L = 50 pF			
			55	80	50						
		5.0 ± 0.5	150	210	125		MHz				
			95	125	80						
C _{IN}	Input Capacitance		4	10	10		pF	V _{CC} = Open			
C _{PD}	Power Dissipation Capacitance		21				pF	(Note 1)			

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr) = C_{PD} * V_{CC} * f_N + I_{CC}.

AC Operating Requirements for 'VHC Family Devices: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} (V)	74VHC		74VHC		Units	Conditions	Fig. No.
			T _A = 25°C		T _A = -40°C to +85°C				
			Typ	Guaranteed Minimum					
t _{w(L)} t _{w(H)}	Minimum Pulse Width (CP)	3.3 ± 0.3 5.0 ± 0.5	5.0 5.0	5.0 5.0	ns		2-6		
t _{w(L)}	Minimum Pulse Width (MR)	3.3 ± 0.3 5.0 ± 0.5	5.0 5.0	5.0 5.0	ns		2-6		
t _{rem}	Minimum Removal Time (MR)	3.3 ± 0.3 5.0 ± 0.5	5.0 5.0	5.0 5.0	ns		2-6, 9		