

MM54HCT138/MM74HCT138 3-to-8 Line Decoder

General Description

This decoder utilizes advanced silicon-gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits feature high noise immunity and low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.

The MM54HCT138/MM74HCT138 have 3 binary select inputs (A, B, and C). If the device is enabled these inputs determine which one of the eight normally high outputs will go low. Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading decoders.


The decoders' output can drive 10 low power Schottky TTL equivalent loads and are functionally and pin equivalent to

the 54LS138/74LS138. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground. MM54HCT/MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL input compatible
- Typical propagation delay: 20 ns
- Low quiescent current: 80 μ A maximum (74HCT Series)
- Low input current: 1 μ A maximum
- Fanout of 10 LS-TTL loads


Connection Diagram



Order Number MM54HCT138*
or MM74HCT138*

*Please look into Section 8, Appendix D
for availability of various package types.

Logic Diagram



Truth Table

Inputs				Outputs								
Enable		Select										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	L	L	H	H	H	L	H	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H	H
H	L	H	H	L	H	H	H	H	H	L	H	H
H	L	H	H	H	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

*G2 = $\overline{G2A} + G2B$ H = high level L = low level X = don't care

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5 to +7.0V
DC Input Voltage (V_{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V_{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I_{IK}, I_{OK})	± 20 mA
DC Output Current, per pin (I_{OUT})	± 25 mA
DC V_{CC} or GND Current, per pin (I_{CC})	± 50 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation (P_D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T_L)	
(Soldering 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	4.5	5.5	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (T_A)			
MM74HCT	-40	+85	°C
MM54HCT	-55	+125	°C
Input Rise or Fall Times (t_r, t_f)		500	ns

DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Conditions	T _A = 25°C		74HCT	54HCT	Units
			Typ	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage			2.0	2.0	2.0	V
V _{IL}	Maximum Low Level Input Voltage			0.8	0.8	0.8	V
V _{OH}	Minimum High Level Output Voltage	V _{IN} = V _{IH} or V _{IL}					
		I _{OUT} = 20 μA	V _{CC}	V _{CC} − 0.1	V _{CC} − 0.1	V _{CC} − 0.1	V
		I _{OUT} = 4.0 mA, V _{CC} = 4.5V	4.2	3.98	3.84	3.7	V
		I _{OUT} = 4.8 mA, V _{CC} = 5.5V	5.2	4.98	4.84	4.7	V
V _{OL}	Maximum Low Level Voltage	V _{IN} = V _{IH} or V _{IL}					
		I _{OUT} = 20 μA	0	0.1	0.1	0.1	V
		I _{OUT} = 4.0 mA, V _{CC} = 4.5V	0.2	0.26	0.33	0.4	V
		I _{OUT} = 4.8 mA, V _{CC} = 5.5V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND, V _{IH} or V _{IL}		± 0.1	± 1.0	± 1.0	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND I _{OUT} = 0 μA		8.0	80	160	μA
		V _{IN} = 2.4V or 0.5V (Note 4)		0.3	0.4	0.5	mA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: This is measured per input pin. All other inputs are held at V_{CC} or ground.

AC Electrical Characteristics $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$, $t_r = t_f = 6\text{ ns}$, $C_L = 15\text{ pF}$ (unless otherwise specified)

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t_{PHL}	Maximum Propagation Delay, A, B, or C to Output		20	35	ns
t_{PLH}	Maximum Propagation Delay, A, B, or C to Output		13	25	ns
t_{PHL}	Maximum Propagation Delay, G1 to Y Output		14	25	ns
t_{PLH}	Maximum Propagation Delay, G1 to Y Output		13	25	ns
t_{PHL}	Maximum Propagation Delay, $\bar{G}2A$ or $\bar{G}2B$ to Y Output		17	30	ns
t_{PLH}	Maximum Propagation Delay, $\bar{G}2A$ or $\bar{G}2B$ to Y Output		13	25	ns

AC Electrical Characteristics $V_{CC} = 5\text{V} \pm 10\%$, $C_L = 50\text{ pF}$, $t_r = t_f = 6\text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions	T _A = 25°C		74HCT	54HCT	Units
			Typ	Guaranteed Limits		T _A = − 40 to 85°C	
t _{PHL}	Maximum Propagation Delay A, B, or C to Output		24	40	50	60	ns
t _{PLH}	Maximum Propagation Delay A, B, or C to Output		18	30	38	45	ns
t _{PHL}	Maximum Propagation Delay G1 to Y Output		17	30	38	45	ns
t _{PLH}	Maximum Propagation Delay G1 to Y Output		20	30	38	45	ns
t _{PHL}	Maximum Propagation Delay G2A or G2B to Y Output		23	35	43	52	ns
t _{PLH}	Maximum Propagation Delay G2A or G2B to Y Output		18	30	38	45	ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time			15	19	22	ns
C _{IN}	Input Capacitance			5	10	10	pF
C _{PD}	Power Dissipation Capacitance	(Note 5)	55				pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.