REVISIONS								
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED					
A	Convert to SMD format. Editorial changes throughout. Redrawn.	92-11-18	M. L. POELKING					
В	Add device type 02. Add cage 34371 as source of supply. Technical changes in 1.3 and 1.4 and table I. Boilerplate update. Editorial changes throughout.	93-11-19	M. L. POELKING					

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED

CURRENT	CAC	SE C	ODE	672	68			<u>.</u> .											
REV																<u> </u>			<u></u>
SHEET								<u> </u>		<u> </u>									
REV	В	В	В												<u> </u>			<u> </u>	
SHEET	14	15	16			<u> </u>			<u> </u>						<u> </u>				
REV STATUS				REV	1		В	В	В	Α.	_ ^	<u> </u>	В	В	В	В	В	В	В
OF SHEETS			SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	
PMIC N/A				PREP	PARED I	BY	A. J. F	oley		DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444									
MII	CHECKED BY C. R. Jackson MILITARY						MICROCIRCUIT, DIGITAL, CMOS,												
THIS DRAWI		AVAILA		APPR	OVED	ВҮ	N, A. H	lauck		STI	ROBE	IRCU D HE THIC	X I	NVEF	RTER	-			
AND AGE DEPARTME	NCIES	OF THE		DRA	ING A	PPROVA 77-0	L DATE 8-18			<u> </u>					1				
AMSC N/	AMSC N/A		REV	REVISION LEVEL B				SIZE CAGE CODE A 14933				77020							
										SH	EET	1			OF		16		

DESC FORM 193-1

JUL 91


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E302-93

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	4502B	Strobed hex inverter/buffer
02	4502B	Strobed hex inverter/buffer

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	dual-in-line package
F	GDFP2-F16 or CDFP3-F16	16	flat package

1.2.3 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specification when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage range (V _{DD}) (01)		+3.0 V dc minimum to +15 V dc maximum
Supply voltage range (V_{DD}) (02)		+3.0 V dc minimum to +18 V dc maximum
Minimum high level input voltage	e (V _{IH})	$+3.5 \text{ V dc at V}_{DD} = 5 \text{ V dc}$
Maximum low level input voltage	(V ₁₁)	+1.5 V dc at $V_{DD} = 5$ V dc
Case operating temperature range	6	-55°C to +125°C

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		77020
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535

- Intergrated circuits (Microcircuits) Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 MIL-STD-1835 Test Methods and Procedures for Microelectronics.

5 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883. "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing) (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-I-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.
- $3.2~\underline{\text{Design, construction, and physical dimensions}}$. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching time waveforms. The switching time waveforms shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 3

Test	Symbol		nditions	Group A	Device	L-	imits	Unit
		unless other	_C ≤ +125°C rwise specified	subgroups	type	Min	Max	
High-level output voltage	V _{ОН}	$ V_{DD} = 5.0 \text{ V}$	V _{IN} = 0 V or	1,2,3	01	4.95 9.95 14.95		v
Low-level output voltage	V _{OL}	$ V_{DD} = 5.0 \text{ V}$ $ V_{DD} = 10 \text{ V}$ $ V_{DD} = 15 \text{ V}$	V _{IN} = V _{DD} or	1,2,3	01		0.05 0.05 0.05	 V
Low-level input voltage	V _J JL	V ₀ = 4.5 V or 0.5 V	V _{DD} = 5.0 V	1,2,3	01		1.5	V
	'-'	V ₀ = 9.0 V or 1.0 V	V _{DD} = 10 V				3.0	L
		V _O = 13.5 V or 1.5 V	V _{DD} = 15 V	_ <u>-</u> 			4.0	L -
High-level input voltage	У ₁ н	V ₀ = 4.5 V or 0.5 V	v _{DD} = 5.0 v	1,2,3	01	3.5		v
	-'	V ₀ = 9.0 V or 1.0 V	V _{DD} = 10 V			7.0		
		V ₀ = 13.5 V or 1.5 V	V _{DD} = 15 V	 		11.0		
High-level output current	I _{OH}	V ₀ = 2.5 V		1,2,3	01	-0.7		mA
		$ V_0 = 4.6 \text{ V}$ $ V_0 = 9.5 \text{ V}$	V _{DD} = 5.0 V	_		-0.14 -0.35		<u> </u>
			V _{DD} = 15 V	<u> </u>		-1.1	<u> </u>	<u> </u>
Low-level output current	IO	V _{OL} = 0.4 V		1,2,3	01	2.0		mA
			V _{DD} = 10 V V _{DD} = 15 V			16		1
Input current	IIN	$V_{DD} = 15 \text{ V}$	TDD 15 T	1,2,3	01		± 1.0	 µА
Three-state leakage current	ļ	V _{DD} = 15 V		1,2,3	01		± 3.0	 μA
Input capacitance	CIN	V _{IN} = 0 V	See 4.3.1b	4	01		7.5	pF
Quiescent current	IDD	$ V_{DD} = 5.0 \text{ V}$ $ V_{DD} = 10 \text{ V}$ $ V_{DD} = 15 \text{ V}$		1,2,3	01		30 60 120	μA
Functional tests		See 4.3.1c		7,8	01	1		
See footnotes at en	d of table	9				;	J	
	STANDARI LITARY I			SIZE A		:		77020
DEFENSE ELE	CTRONIC	S SUPPLY CE	NTER		REVIS	SION L	EVEL	SHEET

	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A subgroups	Device type	į - :	nits	Unit
		unless otherwise specified		1	Min	Max	
Propagation delay time, data to output	t _{PHL1}	$\begin{vmatrix} c_L &= 50 \text{ pF Min} & v_{DD} &= 5.0 \text{ V} \\ R_L &= 200 \text{ k}\Omega & 2/v_{DD} &= 10 \text{ V} \\ 3/ & 2/v_{DD} &= 15 \text{ V} \end{vmatrix}$	9	01	i i	270 110 80	ns
		$ c_L = 50 \text{ pF Min}$ $ v_{DD} = 5.0 \text{ V}$ $ R_1 = 200 \text{ k}\Omega$ $ v_{DD} = 10 \text{ V}$ $ 2/3 $ $ v_{DD} = 15 \text{ V}$	10,11	<u> </u>		340 145 105	
Propagation delay time, data or inhibit to output	t _{PLH1}	$C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $R_L = 200 \text{ k}\Omega \frac{2}{2} / V_{DD} = 10 \text{ V}$ $\frac{3}{2} / V_{DD} = 15 \text{ V}$	9	01		590 260 190	ns
			10,11			740 340 245	
Propagation delay time, inhibit to output	t _{PHL2}	$ C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \frac{2}{2}/V_{DD} = 10 \text{ V}$ $ 37 \frac{2}{2}/V_{DD} = 15 \text{ V}$	9	01		670 290 190	ns
			10,11			840 375 245	[
Transition time	t _{THL}	$ C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \frac{2}{2}/V_{DD} = 10 \text{ V}$ $ 37 \frac{2}{2}/V_{DD} = 15 \text{ V}$	9	01		100 50 40	ns
		$ C_L = 50 \text{ pF Min} \qquad V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \qquad V_{DD} = 10 \text{ V}$ $ 2/3 = 200 \text{ k}\Omega \qquad V_{DD} = 15 \text{ V}$	10,11			150 75 60	
	t _{TLH}	$ C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \frac{2}{2}/V_{DD} = 10 \text{ V}$ $ \underline{3}7 \underline{2}/V_{DD} = 15 \text{ V}$	9	01		200 100 80	ns
		$ C_L = 50 \text{ pF Min} \qquad V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \qquad V_{DD} = 10 \text{ V}$ $ \underline{27} \ \underline{3}/ \qquad \qquad V_{DD} = 15 \text{ V}$	10,11			300 150 120	
Propagation delay time, output high to high impedance	t _{PHZ}	$ c_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \qquad \frac{2}{2} V_{DD} = 10 \text{ V}$ $ \underline{3}7 \qquad \qquad \underline{2}/V_{DD} = 15 \text{ V}$	9	01		130 60 50	ns
		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	10,11			165 80 65	
Propagation delay time, high impedance to output high	t _{PZH}	$ C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \frac{2}{2}/V_{DD} = 10 \text{ V}$ $ 37 2/V_{DD} = 15 \text{ V}$	9	01		520 210 160	ns
		$ C_L = 50 \text{ pF Min} \qquad V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \qquad V_{DD} = 10 \text{ V}$ $ 27 \text{ 3}/ \qquad V_{DD} = 15 \text{ V}$	10,11			650 275 210	
footnotes at end o	f table.	-		, . k ,			
	TANDARI TARY I	DIZED DRAWING	SIZE A				77020

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A	Device type	Liı	mits	Unit
		unless otherwise specified	l and	-5/1-5	Min	Max	
Propagation delay time, output low to high impedance	† _{PLZ}	$ C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \qquad \frac{2}{2} V_{DD} = 10 \text{ V}$ $ \underline{3}7 \qquad \qquad \underline{2}/V_{DD} = 15 \text{ V}$	9	01 	1	300 140 110	ns
		$\begin{vmatrix} c_L &= 50 \text{ pF Min} & v_{DD} &= 5.0 \text{ V} \\ R_L &= 200 \text{ k}\Omega & v_{DD} &= 10 \text{ V} \\ 27 & 3 & v_{DD} &= 15 \text{ V} \end{vmatrix}$	10,11			375 180 145	
Propagation delay time, high impedance to output low	t _{PZL}	$ c_L = 50 \text{ pf Min} v_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega \qquad \frac{2}{2} v_{DD} = 10 \text{ V}$ $ 3/2 = \frac{2}{2} v_{DD} = 15 \text{ V}$	9	01		320 130 100	ns
output tow		$ C_L = 50 \text{ pF Min}$ $ V_{DD} = 5.0 \text{ V}$ $ R_L = 200 \text{ k}\Omega$ $ V_{DD} = 10 \text{ V}$ $ V_{DD} = 15 \text{ V}$	10,11			400 170 130	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

Test	Symbol	Con -55°C ≤ T-	ditions ≤ +125°C	Group A	Device type	Li	imits	Unit
		unless other	vise specified	Juby. oups	Lype	Min	Max	·
igh-level output voltage	v _{ОН}	$V_{DD} = 5.0 \text{ V } \frac{2}{2}$ $V_{DD} = 10 \text{ V } \frac{2}{2}$ $V_{DD} = 15 \text{ V}$		1,2,3	02	4.95 9.95 14.95		V
Low-level output voltage	ν _{OL}	V _{DD} = 5.0 V 2/ V _{DD} = 10 V 2/ V _{DD} = 15 V	$V_{IN} = V_{DD}$ or	1,2,3	02		0.05 0.05 0.05	V
Low-level input voltage	V 1 1 L	$V_0 = 4.5 \text{ V or } 0.5 \text{ V}$	V _{DD} = 5.0 V	1,2,3	02		1.5	V
	<u> </u>	$V_0 = 9.0 \text{ V or } 1.0 \text{ V}$	V _{DD} = 10 V	†			3.0	-
		$V_0 = 13.5 \text{ V}$ or 1.5 V	V _{DD} = 15 V	+			4.0	_
High-level input voltage	V _I H	$V_0 = 4.5 \text{ V or } 0.5 \text{ V}$	V _{DD} = 5.0 V	1,2,3	02	3.5		V
	1/	$V_0 = 9.0 \text{ V or } 1.0 \text{ V}$	V _{DD} = 10 V			7.0		<u>.</u>
		$V_0 = 13.5 \text{ V}$ or 1.5 V	V _{DD} = 15 V	+		11.0		-
igh-level output		$V_0 = 2.5 \text{ V}$	V _{DD} = 5.0 V	1,2,3	02	-1.15		mA
current <u>4</u> /	IOH	$V_0 = 4.6 \text{ V}$	V _{DD} = 5.0 V		}	-0.36		_
		$V_0 = 9.5 \text{ V}$ $V_0 = 13.5 \text{ V}$	$V_{DD} = 10 \text{ V}$ $V_{DD} = 15 \text{ V}$	-		-0.9		
ow-level output		V _{OL} = 0.4 V	V _{DD} = 5.0 V	1,2,3	02	2,16		mA
current <u>4</u> /	I _{OL}	V _{OL} = 0.5 V	$V_{DD} = 10 \text{ V}$	1,2,3	02	5.4		
		V _{OL} = 1.5 V	V _{DD} = 15 V	+		14.4	<u> </u>	-
Input current	I _{TN}	V _{DD} = 20 V	<u>5</u> /	1,2,3	02	 	± 1.0	μΑ
Three-state leakage current	I _{TL}	1	<u>5</u> /	1,2,3	02		± 12.0	μΑ
Input capacitance	CIN	V _{IN} = 0 V	See 4.3.1b	4	02	1	7.5	pF
Quiescent current	I _{DD}		2) 2) 3) 5)	1,2,3	02		30 60 120	μΑ
		$V_{DD}^{DD} = 20 \text{ V}$	<u>5</u> /				600	
Functional tests		See 4.3.1c		7,8	02			
See footnotes at end	of table					1	•	-
STANDARDIZED MILITARY DRAWING					1			т

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Device type	Li	mits	Unit
	•	unless otherwise specified	Subgroups	Lype	Min	Max	
Propagation delay time, data or inhibit to output	t _{PHL1}	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	9	02		270 120 80	ns
·		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	10,11			340 150 105	
Propagation delay time, data or inhibit to output	t _{PLH1}	$\begin{array}{c} C_L = 50 \text{ pF Min} & V_{DD} = 5.0 \text{ V} \\ R_L = 200 \text{ k}\Omega & \frac{2}{2} / \text{V}_{DD} = 10 \text{ V} \\ \frac{3}{2} / \text{V}_{DD} = 15 \text{ V} \end{array}$	9	02		380 180 130	ns
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	10,11			570 270 195	
Transition time	t _{THL}	$C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V} \\ R_1 = 200 \text{ k}\Omega \frac{2}{2}/V_{DD} = 10 \text{ V} \\ \frac{3}{2}/V_{DD} = 15 \text{ V}$	9	02		120 60 40	ns
		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	10,11			180 90 60	
	t _{TLH}	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	9	02		200 100 80	ns
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	10,11			300 150 120	
Propagation delay time, output high to high impedance	^t PHZ	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	9	02		120 80 60	ns
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	10,11			180 120 90	
Propagation delay time, high impedance to output high	^t PZH	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	9	02		220 100 80	ns
-		$C_{L} = 50 \text{ pF Min}$ $V_{DD} = 5.0 \text{ V}$ $R_{L} = 1k\Omega$ $V_{DD} = 10 \text{ V}$ $27 \text{ 3}/$ $V_{DD} = 15 \text{ V}$	10,11			330 150 120	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	***	REVISION LEVEL B	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specified		1	Min	Max	
Propagation delay time, output low to high impedance	† _{PLZ}	$ C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 1 \text{k}\Omega \qquad \qquad 2/\text{V}_{DD} = 10 \text{ V}$ $ 37 \qquad \qquad 2/\text{V}_{DD} = 15 \text{ V}$	9	02		250 130 110	ns
		$ c_L = 50 \text{ pF Min}$ $v_{DD} = 5.0 \text{ V}$ $ R_L = 1 \text{k}\Omega$ $v_{DD} = 10 \text{ V}$ $ 2/3 $ $v_{DD} = 15 \text{ V}$	10,11			375 195 165	
Propagation delay tpZL time, high impedance to output low	$ C_L = 50 \text{ pF Min} V_{DD} = 5.0 \text{ V}$ $ R_L = 1 \text{k}\Omega$ $\frac{2}{\text{V}_{DD}} = 10 \text{ V}$ $\frac{3}{\text{Z}}$ $\frac{2}{\text{V}_{DD}} = 15 \text{ V}$	9	02		250 110 80	ns	
Saspar ton		$ c_L = 50 \text{ pF Min}$ $ c_L = 1 \text{ k}\Omega$ $ c_D = 5.0 \text{ V}$ $ c_D = 10 \text{ V}$ $ c_D = 10 \text{ V}$ $ c_D = 10 \text{ V}$ $ c_D = 15 \text{ V}$	10,11			375 165 120	

- $\underline{1}$ / v_{IH} and v_{IL} tests are not required if applied as forcing functions for the v_{OH} and v_{OL} tests.
- $\underline{2}/$ This condition is guaranteed, if not tested, to the specification limits in table I.
- $\underline{3}$ / See figure 4 for switching time waveforms.
- $\underline{4}/$ Subgroups 2 and 3 may be guaranteed, if not tested, to the specification limits in table I.
- $\underline{5}/$ At -55°C test is performed with V_{DD} = 18 V.

STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 9

Device type	All
Case outline	E and F
Terminal	Terminal
number	symbol
1	D3
2	Q3
3	D1
4	D1S
5	Q1
6	D2
7	Q2
8	VSS
9	Q4
10	D4
11	Q5
12	INH
13	D5
14	Q6
15	D6

FIGURE 1. Terminal connections.


Dn	INHIBIT	DISABLE	Qn
L H X X	X H F	L L L	H L L Z

H = logic high voltage level
L = logic low voltage level
X = irrelevant

Z = high impedance state

FIGURE 2. <u>Truth table</u>.


STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 10




V_{DD} = PIN 16 V_{DD} = PIN 8

FIGURE 3. Logic diagram.

STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 11





DYNAMIC TEST WAVEFORMS-01

Input pulse $V_{GEN} = V_{DD} \pm 1.0\%$ $t_{PH} = 1.0 \pm 0.1 \mu s$ $t_{PH} = t_{f} = 20 \pm 2 ns$ PRR = 200 kHz

DYNAMIC TEST WAVEFORMS-02

Input pulse $V_{GEN} = V_{DD}$ to $t_f = 20$ ns PRR = 200 kHZ

FIGURE 4. Switching time waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 13

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	·	77020
DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 14

JUL 91

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 9
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and V_{SS} at a frequency of 1 MHz. Test all applicable pins on 5 devices with zero failures.
 - c. Subgroups 7 and 8 shall include verification of the truth table.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		77020
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 15

JUL 91

^{**} Subgroups 10 and I1, if not tested, shall be guaranteed to the limits specified in table I.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistic purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-8525.
- 6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		77020
		REVISION LEVEL B	SHEET 16