1			
	REVISIONS		•
LTR	DESCRIPTION	DATE	APPROVED
A	Pages 1, 2, 3, 4, 14, 15, 16, editorial changes. Pages 5, 6, 7, 8, symbol corrections. Page 18, added vendor.	9 Dec 81	Marge
В	Add device type 03. Type 02 inactive for new design: Use MIL-M-38510/52002 for case Q. Types 01 and new type 03 are still active.	6 Apr 83	Marige
С	Add device types 04 and 05.	31 Oct 84	Will in
D	Case temperature to +125°C. Add L _{CC} package, electrical test improvements.	12 Nev 85	Marine
E	Change to military drawing format. Add device type 06 changes to 1.4, add vendor CAGE number 66958, delete vendor CAGE number 34335, changes to table I, changes to figures 1, 2, and 3. Editorial changes throughout. Change Code Ident. No. to 67268.	17 Dec 87	Matin

REPARED BY Ray Monin HECKED BY Charlis Lusing	
REPARED BY Ray Missing HECKED BY Maskis Deusing	MILITARY DRAWING This drawing is available for use by all Department of Defense
REPARED BY Ray Missing HECKED BY Maskis Deusing	MILITARY DRAWING This drawing is available for use by all Department of Defense
REPARED BY Ray Monin HECKED BY Charlis Lusing	MILITARY DRAWING This drawing is available for use by all Departments and Agencies of the Department of Defense
Ray Missing Hastis Deusing	This drawing is available for use by all Departments and Agencies of the Department of Defense
	TITLE: MICROPROCESSOR, 16-BIT
PAROVED BY	N-CHANNEL, SINGLE CHIP, MICROCIRCUII, SILICON GATE
44000	DWG NO. 80003
EV E	PAGE 1 OF 27
	A 14933

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193 MAY 86

1. SCOPE 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with $1.\overline{2.1}$ of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". 1.2 Part number. The complete part number shall be as shown in the following example: 80003 Case outline Drawing number Device type Lead finish per (1.2.1)(1.2.2)MIL-M-38510 1.2.1 Device types. The device types shall identify the circuit function as follows: Device type Generic number Circuit Case outline 01 Z8001 4.0 MHz X, U, Z Q, Y 02 Z8002 4.0 MHz 03 78001A 6.0 MHz X, U, Z 04 Z8001B 10 MHz X, U, Z Q, Y 05 Z8002B 10 MHz 06 Z8002A 6.0 MHz 1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows: Outline letter Case outline D-5 (40-lead 9/16" x 2-1/16"), dual-in-line package C-6 (52-terminal .750" x .750"), square chip carrier package See figure 1 (48-lead 9/16" x 2-7/16"), dual-in-line package C-5 (44-terminal .650" x .650"), square chip carrier package C-7 (68-terminal .950" x .950"), square chip carrier package Q χ ٧ 1.3 Absolute maximum ratings. Supply voltage range with respect to ground (V_{CC}) - - --0.3 V dc to +7.0 V dc -65°C to +150°C 2.2 W +270 C +150°C Thermal resistance, junction-to-case (θ_{JC}): Case X- - - -14°C/W Cases Q, U, Y, and Z------See MIL-M-38510, appendix C 1.4 Recommended operating conditions. Supply voltage (V_{CC})- - - - - - - Minimum high level input voltage (V_{IH}): 4.5 V dc minimum to 5.5 V dc maximum 2.2 V dc to V_{CC} +0.3 V dc V_{CC} -0.4 V dc to V_{CC} +0.3 V dc 2.4 V dc to V_{CC} +0.3 V dc RESET, (NMI) - - - - - - - - - - - - - - - -Maximum low level input voltage (V_{IL}): -0.3 V dc to +0.8 V dc -0.3 V dc to +0.45 V dc

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL E SHEET 2

DESC FORM 193A SEP 87

1.9.9. GOVERNMENT PRINTING OFFICE

Frequency of operation:	
01, 02	0.5 MHz to 4.0 MHz
03, 06	0.5 MHz to 6.0 MHz
04, 05	0.5 MHz to 10.0 MHz
Case operating temperature range (T _C) Clock rise time (tr):	0.5 MHz to 10.0 MHz -55°C to +125°C
01, 02	20 ns maximum
03, 06	15 ns maximum
04, 05	10 ns maximum
Clock fall time (tf):	
01, 02	20 ns maximum
04, 05	10 ns maximum
03. 06	15 ns maximum

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic functions. The logic functions shall be as specified on figure 3.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.

STANDARDIZED MILITARY DRAWING	SIZE A			80003
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	Ε	SHEET 3

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE. 1987—549-096

	TABLE I.	Elec	trical performa	nce characteri	stics.			
Test	Symbol	 -55 u	Conditions °C < T _C < +125° nless otherwise specified	Group A Group S Subgroups	Device type	Li	mits Max 	Un
Clock input low voltage	V _{IL1}		en by external k generator	1, 2, 3	01,02,03, 04,05,06		0.45	† v
Clock input high voltage	V _{IH1}		en by external k generator	1, 2, 3	101,02,03, 104,05,06	V _{CC} -0.4	V _{CC} +0.3 <u>1</u> /	† v !
Input low voltage	V _{IL2}	†		1, 2, 3	01,02,03, 04,05,06	-0.3 1/	0.8	 v
Input high voltage	V _{IH2}			1, 2, 3	101,02,03, 104,05,06	2.4	V _{CC} +0.3 <u>1</u> /	V
Reset input high voltage (NMI)	A ^{IH3}		***************************************	1, 2, 3	01,02,03, 04,05,06	2.4	V _{CC} +0.3 <u>1</u> /	V
High level output voltage all outputs	V _{OH}	1	= -250 μA = 4.5 V	1, 2, 3	01,02,03, 04,05,06	2.4		V
Low level output voltage all outputs	V _{OL}	1	= 2.0 mA = 4.5 V	1, 2, 3	01,02,03, 04,05,06	 	0.4	V
High-impedance (off-state) output current (HIGH) (IN FLOAT)	I _{ZH}	1	= 2.4 V = 5.5 V	1, 2, 3	01,02,03, 04,05,06	-10 	+10 	μ/
High-impedance (off-state) output current (LOW) (IN FLOAT)	IZL	1	= 0.4 Y = 5.5 Y	1, 2, 3	01,02,03, 04,05,06	-10 	+10	 μ/
High level input current (input and bidirectional)	IIH	1	= 2.4 Y = 5.5 V	1, 2, 3	01,02,03, 104,05,06	-10	+10	 μ/
ow level input current (input and bidirectional)		"	= 0.4 V = 5.5 V	1, 2, 3	01,02,03, 104,05,06	-10	+10	μ/
ow level input current (SEGT)	IILS	0.4<	/ _{IN} <2.4 V /	1, 2, 3	01,03,04		+200	μ/
Supply current	ICC	V _{CC}	= 5.5 V	1, 2, 3	01,02,03, 104,05,06		400	m/
unctional tests		See 4	1.3.1c	7, 8	01,02,03, 04,05,06			
See footnotes at end of tabl	e.		,					
STANDARDIZED MILITARY DRAW			SIZE A			30003		
DEFENSE ELECTRONICS SUPP DAYTON, OHIO 4544		1		REVISION LEVEL	E	SHEET	4	

☆ U.S. GOVERNMENT PRINTING OFFICE 1987—549:096

Took	Curb - 3	Conditions	Wave-	1		Ţ <u>-</u>	Li	mits	T
Test	Symbol		form refer- ence <u>2/</u>	 Group subgrou	A ups	Device type	Min	Max 	 Uni
Clock pulse	t _{cyc}	4.5 V < V _{CC} < 5.5 V C _L = 50 to 100 pF ±10% all outputs	 1 	9, 10,	11	01,02 03,06 04,05	250 165 100	2000 2000 2000	
Clock pulse width (low)	tpwL1	 	 2 	9, 10,	11	01,02 03,06 04,05	105 70 40		ns
Clock pulse width (high)	 tpwH1 	 	3 	9, 10,	11	01,02 03,06 04,05	105 70 40		ns
Clock + to segment number valid 3/ 4/	TdC(SNv)	 	6 	9, 10,	•	 01		130 110 90	ns
Clock + to segment number not valid 4/	TdC(SNn) 		7 7 	9, 10,	-	01 03 04	20 10 0		ns
Clock + to bus float $\underline{1}/$	TdC(Bz)		8	 9, 10, 	-	01,02 03,06 04,05		65 55 50	l ns
Clock † to address valid	TdC(A)		9	9, 10,	-	01,02 03,06 04,05		100 75 65	l ns
Clock \uparrow to address float $\frac{1}{2}$	TdC(Az)		10	9, 10,	٦	01,02 03,06 04,05		65 55 50	l ns
Address valid to data in required valid	TdA(DR) 		11	9, 10, <u>5</u> /		01,02 03,06 04,05		475 305 180	ns
Data to CLK + setup time	TsDR(C)		12	9, 10,	٦	01,02 03,06 04,05	30 20 10		ns
See footnotes at end of tal		T our T							
STANDARDIZE MILITARY DRAW DEFENSE ELECTRONICS SUP	/ING	SIZE A	EVISION L			800	03		

ជំ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

TABLE I	. Electri	ical performance charact	teristi	<u>cs</u> - Conti	nued.			
Test	Symbol	Conditions -55°C < T _C < +125°C unless otherwise specified		 Group A subgroups	Device type		Max	Unit
DS + to address active		4.5 V < V _{CC} < 5.5 V C _L = 50 to 100 pF ±10% all outputs	 13 	9, 10, 11	01,02 03,06 04,05	80 45 20		ns
Clock + to data out valid	TdC(DW)		14	9, 10, 11	01,02 03,06 04,05		100 75 60	ns
Data in to DS + hold time	ThDR(DS)	 	 15 	9, 10, 11	01,02 03,06 04,05	0 0	 	ns
Data out valid to DS ↑ delay	TdDW(DS)	 	 16 	9, 10, 11 <u>5</u> /	 01,02 03,06 04,05	295 195 110		l ns
Address valid to MREQ ↓ delay	TdA(MR)	 	17 		01,02 03,06 04,05	55 35 20	 	ns ns
Clock + to MREQ + delay	TdC(MR)	i i i i	18	9, 10, 11	01,02 03,06 04,05		80 70 50	
MREQ width (High)	 TwMRh 	 	19	9, 10, 11 5/	101,02 103,06 104,05	210 135 80		ns
$\begin{array}{c} \hline \text{MREQ} + \text{to address not} \\ \text{active} & \underline{1}/ \end{array}$	TdMR(A)	 	20	9, 10, 11	101,02 103,06 104,05	70 35 15		ns
Data out valid to DS + (Write delay)	 TdDW(DSW) 	; 	21	9, 10, 11	01,02 03,06 04,05	 55 35 15		l ns
MREQ → to data in required valid	 TdMR(DR) 	- 	22	9, 10, 11 5/	101,02 103,06 104,05	1	370 230 140	
See footnotes at end of ta	ble.							
STANDARDIZE MILITARY DRAV	_	SIZE A			80	0003		
DEFENSE ELECTRONICS SUI DAYTON, OHIO 454	PPLY CENTER	3 R	EVISION	LEVEL (SHEET	6	

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987---549-096

TABLE I	. Electri	cal performance charact	eristic	s - Contin	ued.			
Test	Symbol	Conditions -55°C < T _C < +125°C unless otherwise specified	Wave- form refer- ence 2/	 Group A subgroups 			Max	 Uni
Clock + to MREQ + delay	 TdC(MR) 	4.5 V < V _{CC} < 5.5 V C _L = 50 to 100 pF ±10% all outputs	1	9, 10, 11	01,02 03,06 04,05		80 60 50	ns
Clock + to AS + delay	 TdC(ASf) 		 24 	9, 10, 11	01,02 03,06 04,05		80 60 45	 ns
Address valid to AS + delay delay	TdA(AS)	- - -	25		01,02 03,06 04,05	55 35 20		ns
Clock + to AS ↑ delay	 TdC(ASr) 	-	26	9, 10, 11	01,02 03,06 04,05		90 80 45	ns
AS + to data in required valid	 TdAS(DR) 		27		01,02 03,06 04,05		360 220 140	l ns
DS + to AS + delay	TdDS(AS)		28		01,02 03,06 04,05	70 35 15		l ns
ĀŠ width (Low)	TwAS		29		01,02 03,06 04,05	85 55 30		ns
\overline{AS} + to address not active delay $\underline{1}/$	TdAS(A)		30		01,02 03,06 04,05	70 45 15		l ns
Address float to $\overline{\text{DS}}$ (Read) $+$ delay $\underline{1}/$	TdAz(DSR)	 	31		01,02 03,06 04,05	0		ns
AS + to DS + (Read) delay	TdAS(DSR)		32		01,02 03,06 04,05	80 55 30		ns
See footnotes at end of tab	е.		·			· · · · · · · ·		
STANDARDIZED MILITARY DRAW DEFENSE ELECTRONICS SUPP DAYTON, OHIO 4544	ING LY CENTER	SIZE A	ISION LE	VEL E	8000 SHE		7	

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

TABL	E I. Elect	rical performance chara	cteristi	<u>cs</u> - Conti	nued.			
Test	Symbol	Conditions -55°C < T _C < +125°C unless otherwise specified	Wave- form refer- ence <u>2</u> /	 Group A subgroups			Max	Uni
DS (Read) ↓ to data in required valid	1	4.5 V \(\left\) V _{CC} \(\left\) 5.5 V	33	9, 10, 11 5/	01,02 03,06 04,05		205 130 70	ns
Clock + to DS + delay	TdC(DSr)		34 		01,02 03,06 04,05		70 65 50	ns
\overline{DS} + to data out not valid $\underline{1}/$	TdDS(DW)	 	 35 	9, 10, 11 <u>5</u> /	01,02 03,06 04,05	75 45 25		l ns
Address valid to DS (Read) ↓ delay	TdA(DSR)	-	36 	9, 10, 11 5/	01,02 03,06 04,05	180 110 65		ns
Clock + to DS (Read) + delay	TdC(DSR)	-	37 		01,02 03,06 04,05		120 85 65	ns
DS (Read) width (Low)	Twosr	-	 38 		01,02 03,06 04,05	275 185 110	7.14	l ns
Clock + to DS (Write)+ delay	TdC(DSW)	·	39		01,02 03,06 04,05		95 80 65	ns
DS (Write) width (Low)	TwDSW		40		01,02 03,06 04,05	185 110 75		ns
DS (Input) + to data in required valid	TdDSI(DR)		41		01,02 03,06 04,05		330 210 120	1
Clock + to DS (I ₀) + delay	TdC(DSf)		42	9, 10, 11	01,02 03,06 04,05		120 90 70	ns
See footnotes at end of to	able.			<u> </u>		!		
STANDARDIZI MILITARY DRAN DEFENSE ELECTRONICS SU DAYTON, OHIO 45	WING	SIZE A	VISION LE	VEL E	8000 SHE		8	

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

.	C	Candidian	Wave-	Ī		Lii	mits	Ţ
Test	Symbol	-55°C < T _C < +125°C		 Group A subgroup 			Max 	- Uni
DS (I/O) width (low)	TwDS	4.5 V < V _{CC} < 5.5 V C _L = 50 to 100 pF ±10% all outputs	 43 	9, 10, 1 5/	1 01,02 03,06 04,05	410 255 160		ns ns
ĀS + to DS (acknowledge)↓ delay	TdAS(DSA)		 44 	 9, 10, 1 <u>5</u> / 	1 01,02 103,06 104,05	690	 	ns ns -
Clock + to DS (acknowledge) delay	TdC(DSA)	 	45 	9, 10, 1	1101,02 03,06 04,05		120 85 70	l ns
DS (acknowledge) + to data in required delay	TdDSA(DR)	 	 46 	9, 10, 1 <u>5</u> /	1101,02 103,06 104,05	i I	455 295 165	ns
Clock + to status valid delay	TdC(S)	 - -	47 	9, 10, 1	11 01,02 103,06 104,05		110 85 65	l ns
Status valid to AS + delay	TdS(AS)	; 	 48 	9, 10, 1 5/	1101,02 103,06 104,05	50 30 10		l ns
RESET to clock + set-up time	TsR(C)	 	49 	 9, 10,	11 01,02 03,06 04,05	180 70 50		l ns
RESET to clock + hold-time	ThR(C)	; 	50	9, 10,	11 01,02 103,06 104,05	0 0		ns
NMI width (low)	TWNMI	i 	51	 9, 10, 1	11 01,02 103,06 04,05	100 70 50		l ns
NMI to clock + set-up time	TsNMI(C)	i - 	52	9, 10,	101,02 103,06 104,05	70	 	_ n:
See footnotes at end of tab	le.	1						
STANDARDIZE		SIZE			800	03		
MILITARY DRAW DEFENSE ELECTRONICS SUPP			VISION LI	EVEI I	SI	HEET	9	

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987--549-096

Test	Symbol	Conditions	Wave-		Ţ	Lim	iits	T
iest	Symbol	Conditions -55°C < T _C < +125°C unless otherwise specified		 Group A subgroups 		Min	Max	Uni 1
VI, NVI to clock + set-up time	TsVI(C)	CL = 50 to 100 pF ±10%	[] [] [] [] [] [] [] [] [] []	= 50 to 100 pF ±10% 104,05 40		ns		
VI, NVI to clock + hold time	ThVI(C)	 	54 	9, 10, 11	01,02 03,06 04,05	20 20 10		l ns
SEGT to clock + set-up time 4/	 TsSGT(C) 		[55 		 01 03 04	70 55 40		ns
SEGT to clock + hold time 4/	ThsSGT(C)		56 	9, 10, 11	 01 03 04 	0		l ns
MT to clock + set-up time	TsMI(C)		 57 		01,02 03,06 04,05	180 140 80		ns
MI to clock † hold time	ThMI(C)		58		01,02 03,06 04,05	0		ns ns
Clock + to MO delay time	TdC(MO)	·	59 		01,02 03,06 04,05		120 85 80	l ns l
STOP to clock + set-up time	TsSTP(C) 		60		01,02 03,06 04,05	140 100 50		l ns
STOP to clock + hold time	 ThSTP(C) 		61		01,02 03,06 04,05	0		ns
See footnotes at end of tab	le.	,						
STANDARDIZED MILITARY DRAWING		SIZE A			8000	3	,	

U.S. GOVERNMENT PHINTING OFFICE: 1987—549-096

Test	 Symbol	Conditions	Wave- form			Lin	nits	T
rest	 	-55°C < T _C < +125°C	refer-	Group A subgroup	Device s type	Min	Max	Uni
WAIT to to clock + set-up time	TsW(C) 		ĺ	 9, 10, 1 	1 01,02 103,06 04,05	50 i 30 i 20 i		ns
WAIT to clock + hold time	I Thw(C) 		63 	 9, 10, 1 	101,02 103,06 104,05	10 10 5		ns
BUSRQ to clock + set-up time	TsBRQ(C)	 	64 	9, 10, 1	1 01,02 03,06 04,05	90 i 80 i 60 i		ns
BUSRQ to clock + hold time	ThBRQ(C)	-	65	9, 10, 1	101,02 103,06 104,05	10 10 5		l ns
Clock + to BUSAK + delay	TdC(BAKr)		66	9, 10, 1	1101,02 103,06 104,05		100 75 65	ns
Clock + to BUSAK + delay	TdC(BAKf)		67	9, 10, 1	1 01,02 03,06 04,05		100 75 65	ns
Address valid width	 TwA 		68	 9, 10, 1 <u>5</u> /	1 01,02 03,06 04,05	150 95 50		ns
$\overline{\text{DS}}$ + to status not valid $\underline{1}/$	TdDS(s)		69	9, 10, 1 5/	1 01,02 1 1 03,06 1 1 04,05 1	80 55 30		ns

- 1/ Guaranteed, if not tested.
- $\underline{2}/$ The waveform reference number refers to the position where the parameter appears on figure 4.
- $\underline{3}/$ For waveform reference number 6, C_L = 50 pF ±10%.
- 4/ These parameters are for 01, 03, and 04 devices only.


STANDARDIZED MILITARY DRAWING	SIZE A	Δ		80003	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	Ε	SHEET 11	

\$\text{\$\sqrt{\text{2}}\$ U.S. GOVERNMENT PRINTING OFFICE 1987—549-096

These waveform reference number parameters are clock dependent. The limits provided are at FMAX. To determine the limits at other frequencies use the following equations: Device types 03 and 06 Device types 04 and 05 Waveform Device types 01 and 02 reference number 2 t_{CVC} + tpWH1 - 95 ns $2 t_{CYC} + t_{PWH1} - 60 ns$ 2 t_{cvc} + tp_{WH1} - 130 ns 11 t_{PWL1} - 25 ns tpWL1 - 20 ns t_{PWL1} - 25 ns 13 tcvc + tpwL1 - 40 ns tovo + tpwH1 - 30 ns t_{cvc} + t_{PWH1} - 60 ns 16 tpWH1 - 20 ns tpwH1 - 50 ns tpwH1 - 35 ns 17 lt_{cyc} - 40 ns t_{CVC} - 20 ns t_{CVC} - 30 ns 19 tpWL1 - 20 ns tpwL1 - 35 ns tpwL1 - 35 ns 20 tpuH1 - 25 ns t_{PWH1} - 35 ns 21 İt_{PWH1} - 50 ns 2 t_{cvc} - 60 ns 12 t_{cyc} - 130 ns |2 t_{cyc} - 100 ns 22 itp_{WH1} - 35 ns tpwH1 - 20 ns t_{PWH1} - 50 ns 25 |2 t_{cyc} - 110 ns 2 t_{CVC} - 60 ns 27 2 t_{cvc} - 140 ns tpWL1 - 25 ns|tpw| 1 - 35 ns ltpWL1 - 35 ns 28 tpWH1 - 10 ns 29 tpwH1 - 20 ns tpWH1 - 15 ns tpWL1 - 25 ns tpwL1 - 20 ns t_{PWL1} - 35 ns 30 tpWL1 - 25 ns tpWL1 - 15 nstpwi 1 - 10 ns 32 t_{CYC} + t_{PWH1} - 70 ns t_{CVC} + t_{PWH1} - 105 ns t_{CVC} + t_{PWH1} - 150 ns 33 t_{PWL1} - 25 ns tpWL1 - 15 ns tpWL1 - 30 ns35 t_{cyc} - 35 ns t_{cyc} - 55 ns t_{cyc} - 70 ns 36 t_{cyc} + t_{PWH1} - 50 ns t_{CyC} + t_{PWH1} - 30 ns 38 tcvc + tpWH1 - 80 ns t_{cyc} - 25 ns t_{CVC} - 55 ns 40 lt_{cvc} - 65 ns 2 t_{cyc} - 120 ns 12 t_{cyc} - 80 ns |2 t_{cyc} - 170 ns 41 2 t_{cyc} - 75 ns 2 t_{cyc} - 40 ns 12 t_{cyc} - 90 ns 43 4 t_{cyc} + t_{PWL1} - 30 ns 14 t_{Cyc} + t_{PWL1} - 40 ns 4 t_{CYC} + t_{PWL1} - 40 ns 44 2 t_{Cyc} + t_{PWH1} - 150 ns 2 t_{CYC} + t_{PWH1} - 105 ns |2 t_{CVC} + t_{PWH1} - 75 ns 46 tpWH1 - 40 ns tpWH1 - 30 ns tpWH1 - 55 ns 48 t_{cyc} - 70 ns t_{cyc} - 50 ns t_{cyc} - 90 ns 68 tpwL1 - 10 ns t_{PWL1} - 25 ns tpWL1 - 15 ns 69 SIZE **STANDARDIZED** 80003 Α **MILITARY DRAWING REVISION LEVEL DEFENSE ELECTRONICS SUPPLY CENTER** SHEET 12 E DAYTON, OHIO 45444

DESC FORM 193A SEP 87

\$\text{\$'\$ U.S. GOVERNMENT PRINTING OFFICE 1987--549-096}



Powered by ICminer.com Electronic-Library Service CopyRight 2003

	Inch	ies	Millimeters		
Symbol	Min	Max	Min	Max	Notes
Α		.225		5.72	
b	.014	.023	0.36	0.58	7
b ₁	.030	.070	0.76	1.78	2,7
С	.008	.015	0.20	0.38	7
D		2.480		62.99	
E	.510	.620	12.95	15.75	
E ₁	.520	.620	13.21	15.75	6
е	.100	BSC	2.54 BSC		4,8
Ĺ	.120	.200	3.05	5.08	
L ₁	.150		3.81		
Q	.020	.060	0.51	1.52	3
S		.098		2.40	5
s ₁	.005		0.13		5
s ₂	.005		0.13		9

NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The minimum limit for dimension b_1 may be .020 (0.51 mm) for leads number 1, 24, 25 and 48 only.

3. Dimension Q shall be measured from the seating plane to the base plane.

- 4. The basic pin spacing is .100 (2.54 mm) between centerlines. Each pin centerline shall be located within ±.010 (0.25 mm) of its exact longitudinal position relative to pins 1 and 48.
- Applies to all four corners (leads number 1, 24, 25 and 48) shall apply (see MIL-M-38510, Appendix C).
- 6. Lead center when α is 0°. E_1 shall be measured at the centerline of the leads.
- 7. All leads increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A is applied.

8. Forty-six spaces.

9. The top of the lead shall not exceed above the brazed pad top surface.

FIGURE 1. Case outline X (48-lead, 9/16" x 2 7/16"), dual-in-line package, types 01, 03, and 04 - Continued.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
80003


REVISION LEVEL
E
14

DESC FORM 193A SEP 87

\$\tau U.S. GOVERNMENT PRINTING OFFICE: 1987 =549-090



Powered by ICminer.com Electronic-Library Service CopyRight 2003



Powered by ICminer.com Electronic-Library Service CopyRight 2003

Case outline Z, (68-terminal, .950" x .950") Square chip carrier package

Device types 01, 03, and 04






FIGURE 2. Terminal connections - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A REVISION LEVEL E 17


DESC FORM 193A SEP 87

₩ U.S. GOVERNMENT PRINTING OFFICE 1987--549 096







☆ U.S. GOVERNMENT PRINTING OFFICE. 1987--549-096



☆ U.S. GOVERNMENT PRINTING OFFICE: 1987---549-099





Powered by ICminer.com Electronic-Library Service CopyRight 2003

- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - Test condition A, B, C, D, or E using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method $\overline{5005}$ of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 7, functional testing shall include verification of instruction set.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL E SHEET 23

DESC FORM 193A SEP 87

13 U.S. GOVERNMENT PRINTING OFFICE 1987 549-096

TABLE II. Electrical test requirements.

	
MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004) 	
Final electrical test parameters (method 5004) 	1*, 2, 3, 7,
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005) 	1, 2, 3
Additional electrical subgroups for group C periodic inspections	

* PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition A, B, C, D, or E using circuit submitted with the certificate of compliance (see $3.5\ \text{herein}$).
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

STANDARDIZED MILITARY DRAWING	SIZE A	80003
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E SHEET 24

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987--549-096

^{**}Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

- 6.2 Replaceability. Replaceability is determined as follows:
 - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - b. When a QPL source is established, the part numbered device specified in this drawing will be replaced by the microcircuit identified as part number M38510/5200XBXX.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-6375.
- 6.4 <u>Symbols, definitions, and functional descriptions</u>. The symbols, definitions, and functional description for this device shall be as follows:

SYSTEM DEFINITIONS

SYMBOL

FUNCTION

AD_O-AD₁₅ (Address/Data Bus) Inputs/outputs, active High, three-state. These multiplexed address and data lines are used both I/O and to address memory. AD $_{15}$ = MSB.

AS (Address Strobe) Output, active Low, three-state. The rising edge of $\overline{\rm AS}$ indicates addresses are valid.

BUSAK

(Bus Acknowledge)

Output, active Low. A Low on this line indicates the CPU has relinquished control of the bus. This occurs after completion of the current machine cycle. BUSAK goes inactive one clock cycle after the synchronization of $\overline{\text{BUSRQ}}$ being released.

BUSRQ (Bus Request) Input, active Low. This line must be driven Low to request the bus from the CPU. It is sampled for being active at the beginning of each machine cycle. When it is released, it is synchronized with the next rising clock edge.

DS (Data Strobe) Output, active Low, three-state. This line times the data in and out of the CPU.

MREQ

(Memory Request)

 $\frac{\hbox{Output, active Low, three-state.}}{\hbox{the address/data bus holds a memory address.}}$

(Multi-Micro In, Multi-Micro Out) Input and output, active Low. These two lines form a resource-request daisy chain that allows one CPU in a multi-microprocessor system to access a shared resource. $\overline{\text{MI}}$ is sampled on the rising edge of T₃ of the last machine cycle of any instruction and internally latched.

NMI (Non-Maskable Interrupt) Edge triggered, input, active Low. A high-to-low transition on NMI request a non-maskable interrupt. The NMI interrupt has the highest priority of the three types of interrupts. The internal $\overline{\text{NMI}}$ latch is sampled on the rising edge of T₃ of the last machine cycle of any instruction.

(Non-Vectored Interrupt)

Input, active Low. A low on this line requests a non-vectored interrupt. It is sampled on the rising edge of T_3 of the last machine cycle of any instruction.

CLK (System CLock) <u>Input</u>. CLK is a 5 V single-phase time-base input.

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A 80003

REVISION LEVEL E SHEET 25

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

SYSTEM DEFINITIONS

SYMBOL

FUNCTION

RESET (Reset) Input, active Low. A low on this line resets the CPU. RESET must be active for at least five clock cycles.

R/W (Read/Write) Output, Low = Write, three-state. R/W indicates that the CPU is reading from or writing to memory or I/O.

ST₀-ST₃ (Status)

Outputs, active High, three-state. These lines specify the CPU status.

STOP (Stop) <u>Input, active Low</u>. This input can be used to single-step instruction execution. It is sampled on the last falling clock edge preceding any first instruction fetch cycle.

VI (Vectored Interrupt) Input, active Low. A Low on this line requests a vectored interrupt. It is sampled on the rising edge of T_3 of the last machine cycle of any instruction.

WAIT (Wait) Input, active Low. This line indicates to the CPU that the memory or $\overline{1/0}$ device is not ready for data transfer. It is sampled on the falling edge of T₂ and any subsequent $\overline{\text{WAIT}}$ states.

B/W (Byte/Word) $\underline{\text{Output, Low = word, three-state}}$. This signal defines the type of memory reference on the 16-bit address/data bus.

N/S (Normal/System Mode) Output, Low = system mode, three-state. N/ \overline{S} indicates the CPU is in the normal or system mode.

SNO-SN6 (Segment Number) Outputs, active High, three-state. These lines provide the 7-bit segment number used to address one of 128 segments by the memory management unit. Outputs by the 01, 03, and 04 parts only. $SN_6 = MSB$.

SEGT (Segment Trap) <u>Input</u>, <u>active Low</u>. The memory management unit interrupts the CPU with a <u>low</u> on this line when the MMU detects a segmentation trap. Input on the 01, 03, and 04 parts only. It is sampled on the rising edge of T_3 of the last machine cycle of any instruction.

6.5 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor <u>l/</u> similar part number	Replacement military specification part number
> 8000301XX	! 56708 1∼ 66958	 Z0800104CMB Z8001D2/883	M38510/52001BXX
8000301ZX	1 66958	Z8001K2/883	M38510/52001BTX
8000301UX \	56708 66958	 Z0800104LMB Z8001K2/883	M38510/52001BZX

See footnotes at end of table.

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		80003			
	REVISION LEVEL	Ε	SHEET	26	

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE 1987—549-096

Military drawing	Vendor	Vendor 1/	Replacement
part number	CAGE number	similar part number	military specification part number
8000302QX <u>2</u> /	! 56708 ⊶66958	 Z0800204CMB Z8002D2/883	 M38510/52002BQX
8000302YX	56708 66958	 Z0800204LMB Z8002K2/883	M38510/52002BYX
8000303XX	 56708 66958	Z0800106CMB Z8001AD2/883	 M38510/52003BXX
8000303ZX	 66958 	 Z8001AK2/883 	 M38510/52003BTX
8000303UX	 56708 -66958	Z0800106LMB Z8001AK2/883	 M38510/52003BZX
> 8000304XX	 56708 66958	Z0800110CMB Z8001BD2/883	M38510/5200XBXX
8000304ZX	! ₋ 66958 	Z8001BK2/883	 M38510/5200XBTX
8000304UX	 56708 √66958	Z0800110LMB Z8001BK2/883	 M38510/5200XBZX
8000305QX	56708 66958	Z0800210CMB Z8002BD2/883	 M38510/5200XBQX
8000305YX	56708 -66958	Z0800210LMB Z8002BK2/883	 M38510/5200XBYX
8000306YX	56708 √66958	Z0800206LMB Z8002AK2/883	 M38510/52004BYX

Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

2/ Inactive for new design. Use applicable QPL-38510 device.

Vendor CAGE number

Vendor name and address

56708

Zilog, Incorporated 210 Hacienda Avenue Campbell, CA 95008

66958

SGS Semiconductor Corporation 1000 East Bell Road Phoenix, AZ 85022

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE 80003 Α **REVISION LEVEL** SHEET Ε

DESC FORM 193A SEP 87

★ U.S. GOVERNMENT PRINTING OFFICE: 1988 — 548-063/60088

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987--549-096

27