# P4C422 **ULTRA HIGH SPEED 256 x 4 CMOS STATIC RAM**

T-46-23-08

#### **FEATURES**

- **Fast Access Time** 
  - -8, 10, 12, 15, 25 ns (Commercial)
  - -15, 20, 25 ns (Military)
- PACE Technology™ for High Performance/Low Power
- CMOS for Low Power
  - -495 mW Maximum (-8, -10, -12, -15 Commercial)
  - -330 mW Maximum (-25 Commercial)
  - -495 mW Maximum (Military)
- Standard 400 mil DIP, 300 mil 24-pin SOIC, and Chip Carrier Packages

- 5 V Power Supply ±10% for both commercial and military temperature ranges
- Separate I/O
- Fully static operation with equal access and cycle time
- Resistant to single event upset and latchup due to advanced process and design improvements
- Capable of withstanding greater than 2000y static discharge

### DESCRIPTION


The P4C422 is a 1,024-bit ultra high speed (8ns) Static RAM with a 256 x 4 organization. The memory requires no clocks or refreshing and has equal access and cycle times. Inputs and outputs are fully TTL compatible. Operation is from a single 5 Volt supply. Easy memory expansion is provided by an active LOW chip select one (CS<sub>1</sub>) and active HIGH chip select two (CS2) as well as 3-state outputs.

The P4C422 is part of The PACE RAM™ family of static RAM products offering super fast access times never before available, at this complexity level, in TTL compatible bipolar or CMOS technologies. These high performance static RAMs are


manufactured using PACE Technology™. PACE Technology is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths to give 500 picoseconds loaded\* internal gate delays. PACE Technology™ includes two level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a class 1 environment volume production facility.

\*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature and 5.0V.

# LOGIC BLOCK DIAGRAM



# PIN CONFIGURATIONS



<u> 'EKFORMANCE</u> SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

T-46-23-08

SEMICONDUCTOR CORPORATION

**MAXIMUM RATINGS**(1,2)

(Above which the useful life may be impaired.)

Storage Temperature -65°C to +150°C -0.5 to DC Input Voltage V<sub>CC</sub> + 0.5V **Ambient Temperature** -55°C to +125°C Output Current, Into Outputs (Low) with Power Applied 20mA Supply Voltage to Ground Potential Static Discharge Voltage >2000V -0.5V to +7.0V (per MIL-STD-883 Method 3015.2) (Pin 22 to Pin 8) DC Voltage Applied to Outputs -0.5 to Latchup Current : >200mA for High Output State  $V_{CC} + 0.5V$ 

Note: Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.

#### **OPERATING RANGE**

Range	V <sub>CC</sub>	Ambient Temperature	Range (5)	V <sub>CC</sub>	Ambient Temperature		
Commercial	5V ±10%	0°C to +70°C	Military	5V ±10%	-55°C to +125°C		

### DC ELECTRICAL CHARACTERISTICS

(Over the Operating Range<sup>(5)</sup>)

	4 T T T T T T T T T T T T T T T T T T T				P40	2422	
<b>Parameters</b>	Description	T1	s	Min.	Max.	Units	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min. $I_{OH}$ = -5.2 mA					V.
VoL	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 8	.0 mA	4	0.4	٧
V <sub>IH</sub>	Input HIGH Voltage				2.1		V
V <sub>IL</sub>	Input LOW Voltage					0.8	٧
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>IN</sub> ≤	V <sub>CC</sub>		-10	10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>IN</sub> = -10 mA	***	-1.5	٧		
loz	Output Current (HIGH-Z)	V <sub>OL</sub> ≤ V <sub>OUT</sub> ≤ Output Disab	-10	+10	μΑ		
	0			-8,-10,-12,-15		90	mA
los	Output Short Circuit Current <sup>(3)</sup>	V <sub>CC</sub> = Max. V <sub>OUT</sub> = GND	Commercial	-25		70	mA -
	<u> </u>	4001 - GND	Military -15,-20,-25			90	mA
	**	V <sub>CC</sub> = Max.	Commercial	-8,-10,-12,-15		90	mA
Icc	Power Supply Current	Outputs	Commercial	-25,		60	mA
		Open	Military	-15,-20,-25		90	mA

#### CAPACITANCE(4)

Parameters	Description	Test Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	5	
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V	7	pF

#### Notes:

- 1) These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields, however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.
- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.
- 3) For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4) Tested on a sample basis.
- 5) Extended temperature operation guaranteed with 400 linear feet per minute of air flow.

*PERFORMANCE* 

SEMICONDUCTOR CORPORATION

T-46-23-08

### **FUNCTIONAL DESCRIPTION**

An active LOW write enable (WE) controls the writing/reading operation of the memory. When the chip select one (CS<sub>1</sub>) and the write enable (WE) are LOW and the chip select two (CS2) is HIGH, the information on data inputs (D<sub>0</sub> through D<sub>3</sub>) is written into the addressed memory word and preconditions the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery

glitch." Reading is performed with chip select one (CS<sub>1</sub>) LOW, chip select two (CS<sub>2</sub>) HIGH, write enable (WE) HIGH and output enable (OE) LOW. The information stored in the addressed word is read out on the non-inverting outputs (On through O3). The outputs of the memory go to an inactive high impedance state whenever chip select one (CS<sub>1</sub>) is HIGH, chip select two (CS2) is LOW, output enable (OE) is HIGH, or during the writing operation when write enable (WE) is LOW.

#### **MODE SELECT TABLE**

- "		Input			Output	Mode
CS <sub>2</sub>	CS <sub>1</sub>	WE	ŌĒ	Dn	On	Mode
L	Х	Х	Х	X	*HIGH Z	Not Selected
Х	Н	Х	Х	Х	*HIGH Z	Not Selected
Н	L	Х	Н	Х	*HIGH Z	Output Disable
Н	L	Н	L	х	Selected Data	Read Data

		Input			Output	Mode
CS <sub>2</sub>	CS <sub>1</sub>	WE	OE	Dn	On	Mode
Н	L	L	Х	L	*HIGH Z	Write "0"
Н	L	L	Х	Н	*HIGH Z	Write "1"

Notes: H = HIGH L = LOW X = Don't Care \* HIGH Z implies outputs are disabled or off. This condition is defined as high impedance state for the P4C422.


#### SWITCHING CHARACTERISTICS—READ CYCLE

(Over the Operating Range)(5)

Symbol		-8*		-10*		-12		-15		-20		-25		Units
	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	UNKS
t <sub>RC</sub>	Read Cycle Time <sup>(6)</sup>	8		10		12		15		20		25		ns
t <sub>ACS</sub>	Chip Select Time <sup>(6)</sup>		7		7.5		8		8		12		15	ns
tzRCS	Chip Select to High-Z <sup>(7)</sup>		7		8		10		12		15		20	ns
t <sub>AOS</sub>	Output Enable Time		7		7.5		8		8		12		15	ns
tzROS	Output Enable to High-Z <sup>(7)</sup>		7		8		10		12		15		20	ns
t <sub>AA</sub>	Address Access Time <sup>(6)</sup>		8		10		12		15		20		25	ns

<sup>\*</sup>  $V_{CC}$  = 5V ± 5% for -8, -10.

#### **READ CYCLE WAVEFORMS**



#### PERFORMANCE SEMICONDUCTOR CORPORATION

# **SWITCHING CHARACTERISTICS—WRITE CYCLE**


T-46-23-08

(Over the Operating Range)(5)

Symbol	Paramatan	-	B*	-10*		-12		-15		-20		-25		II-la-
	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
twc	Write Cycle Time <sup>(6)</sup>	8		10		12		15		20		25		ns
tzws	Write Enable to High-Z <sup>(7)</sup>		7		8		10		12		15		20	ns
t <sub>WR</sub>	Write Recovery Time		7		8		10		12		15		20	ns
t <sub>W</sub>	Write Pulse Width <sup>(6,8)</sup>	7		8		9		11		13		15		ns
t <sub>WSD</sub>	Data Setup Time Prior to Write <sup>(6)</sup>	0		0		0		0		2		5		ns
twHD	Data Hold Time After Write <sup>(6)</sup>	1		2		2		2		5		5		ns
twsa	Address Setup Time(6,8)	0		0		0		0		2		5		ns
twhA	Address Hold Time <sup>(6)</sup>	1		2		2		4		5		5		ns
twscs	Chip Select Setup Time(6)	0		0		0		0		2		5		ns
twncs	Chip Select Hold Time(6)	1		2		2	<u> </u>	2		5		5		ns

 $<sup>^{\</sup>circ}$  V<sub>CC</sub> = 5V ±5% for -8, -10


#### WRITE CYCLE WAVEFORMS



- 10 Test conditions assume signal transition times of 3ns or less for the -8, -10, -12, and -15 products and 5ns or less for the -20, -25 and -35 products, see Figure 1d. Timing is referenced at input and output levels of 1.5V. The output loading is equivalent to the specified loc/lon with a load capacitance of 15 pF (-8, -10, -12) or 30 pF (-15, -20, -25, -35) as in Figures 1a and 1b respectively.
   7) Test conditions assume signal transition times of 3ns or less for the -8, -10, -12, and -15 products and 5ns or less for the -20, -25 and
- -35 products, see Figure 1d. Transition is measured at steady state HIGH level -500mV or steady state LOW level +500mV on the output from a 1.5V level on the input with load shown in Figure 1c.
- 8)  $t_w$  measured at  $t_{wsa}$  = min.;  $t_{wsa}$  measured at  $t_w$  = min.

# **AC TEST LOADS & WAVEFORMS**

T-46-23-08







Figure 1a

Figure 1b







Figure 1c

Figure 1d

### ORDERING INFORMATION



ss = Speed (access/cycle time in ns), e.g., 10, 15

= Package code, i.e., P, D, S, L

= Temperature range, i.e., C, M, MB.

1533 01

P4C422

### PERFORMANCE SEMICONDUCTOR CORPORATION

**SELECTION GUIDE** 

T-46-23-08

The P4C422 is available in the following temperature range, speed and package options.

Temperature Range	Speed (ns) Package	8	10	12	15	20	25
Commercial	Plastic DIP	-8PC	-10PC	-12PC	-15PC	N/A	-25PC
	CERDIP	N/A	-10DC	-12DC	-15DC	N/A	-25DC
	LCC	N/A	-10LC	-12LC	-15LC	N/A	-25LC
Military Temp.	CERDIP	N/A	N/A	N/A	-15DM	-20DM	-25DM
	LCC	N/A	N/A	N/A	-15LM	-20LM	-25LM
Military	CERDIP	N/A	N/A	N/A	-15DMB	-20DMB	-25DMB
Processed*	LCC	N/A	N/A	N/A	-15LMB	-20LMB	-25LMB

<sup>\*</sup> Military temperature range with MIL-STD-883 Revision D, Class B processing. N/A = Not available

To order these parts, refer to the section on Ordering Information.