
											RE	VIS	ION	S						
					LT	R			DE	SCR	IPTIC	N				DATE		API	PROV	ED
					D	Ad ne th	d ne w de	w ve vice hout	ndor tvr	· CAG	drav E 613 Edit Je dra	394. :oria	Add 1 ch	i 2 nange	es.	31 Aug 1987	1.	Ίú	(b)Sa	_
					-								-							
			•																	
		, C	AG	Ε	CC	DE	Ξ 6	72	68	3										
CURR	ENT											-		_		T		Ι		T
CURRI	ENT	$\overline{1}$				T	Ι			\Box					_			1		4
REV D		\exists		,		I	E						9		_	חח	n	1	ח	#
REV D	REV		D D 1 2	D 3		D D 5 6		D 8	D 9		D D 11 12	D 13	D 14			D D 17 18				
PAGE 24 REV STATUS OF PAGES Defense Electror Supply Center	REV PAGES		1 2 PRE 5	3 PA	RED rohe	5 6 BY	7	8	9	10	11 12 MI This	13 draw	14 Ing	15	16 Y aila	17 18 DF ble for	19	9 20 W	21 22 / I N	2
PAGE 24 REV STATUS OF PAGES Defense Electron	REV PAGES		1 2 PRE 5	3 PA	RED rohe	5 6 BY	7	8	9	10	11 12 MI This	13 draw	T A	15	16 Y aila	17 18 DF ble for gencies	19	9 20 W	21 22 / I N	2
REV D PAGE 24 REV STATUS OF PAGES Defense Electror Supply Center Dayton, Ohio Original date of drawing:	REV PAGES		PRE S	PA ON ECK	RED roha (ED ,	5 6 BY L K BY BY L BY	7 6	Rey Ney	9	10	MI This all D Depa	draw epart rtmer	ing ment	R avis and Defe	Y aila d A	17 18 DF ble for gencies	19 Us s of	9 20 We by f the	21 22 IN	す G
REV D PAGE 24 REV STATUS OF PAGES Defense Electror Supply Center Dayton, Ohio Original date	REV PAGES		PRE S	PA OX ECK PRID	RED roha (ED ,	5 6 BY L K	7 Coo	Ney NT.	9	10	MI This all D Depa	draw epart rtmer (8),	ing ment of ICRO	R s aves and Defe	Y aila d A nse	DF ble for agencies	IS US	9 20 We by f the	21 22 IN	す G

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193

MAY 86

- 1. SCOPE
- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part number. The complete part number shall be as snown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit	Access	Program method
01 02 03 04 05 06	2764-450 2764-250 2764A-35 2764A-25 2764A-20 2764-150 2764-200	8192 x 8 - Bit UV EPROM 8192 x 8 - Bit UV EPROM	450 ns 250 ns 350 ns 250 ns 200 ns 150 ns 200 ns	A,C A,C B B C C

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline	
Y 7	D-10 (28-pin, 1/2" x 1-3/8"), dual-in-line package 1/ C-12 (32-terminal, .450" x .550"), chip carrier package	1/

1.3 Absolute maximum ratings.

- 1/ Lid shall be transparent to permit ultraviolet light erasure.
- 2/ All voltages referenced to VSS.

MILITARY DRAWING	SIZE A			DWG NO	82005	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		 REV	D		PAGE	2

1.4 Recommended operating conditions.

Case operating temperature range- - - - - - - --55°C to +125°C -0.1 V to 0.8 V 2.0 to V_{CC} +1 4.5 V to 5.5 V 21.0 V ±.5 V (Program methods A and C) Supply voltage, V_{CC} - - - - - - - - - - - - - High level program input voltage $V_{IN}(p_R)$ - - - - - High level program input voltage $V_{IN}(p_R)$ - - - - -12.5 V ±0.3 V (Program method B)

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MTI -M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
- 3.2.2.1 Unprogrammed or erased devices. The truth table for unprogrammed devices shall be as specified on figure 2.
- 3.2.2.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing.
 - 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A			DWG NO	82005	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	D		PAGE	3

		TABLE I. Electi	rical performance char	racteristics	•			
Test	Symbol	-55°C	onditions < T _C > 125°C	Group A subgroups	Device type	l Lin	Max	Unit
ligh level output	V _{OH}	I _{OH} = -400 μA	V _{CC} = 4.5 Y	1, 2, 3	01,02 06,07	2.4		٧
Vortage	Ì	•	V _{CC} = 5.25 V	T	103-05	2.4		
.ow level output voltage	VOL	I _{OL} = 2.1 mA	V _{CC} = 5.5 V	1, 2, 3	01,02 06,07		0.4	v <u>1</u>
vortage	ļ	İ	V _{CC} = 5.25 V	7	T03-05		0.45	
ligh level output leakaye current <u>2</u> /	I I OH	V _{CC} = 5.5 V V _{OUT} = 5.5 V	1/	1, 2, 3	A11 	 	10	μA
ligh level input current <u>2</u> /	IIH	V _{CC} = 5.25 V V _{IN} = 5.25 V	Outputs deselected	1, 2, 3	A11		10	 μ Α
ow level input current 2/	IIL	V _{CC} = 5.25 V V _{IN} = 0.4 V	Output deselected	1, 2, 3	A11		- 10	μ Α
Vpp supply current read	Ірр	V _{pp} = 5.5 V		1, 2, 3	A11		5	 mA
Supply current (standby)	I _{SB}	Output open	V _{CC} = 5.5 V	1, 2, 3	01,02 06,07		60	l mA
(2 cando) !		i in	V _{CC} = 5.25 V	T	103-05]	1 40	! {
Supply current	Icc	Outputs open	V _{CC} = 5.5 V	1, 2, 3	01,02 06,07		120	mA
	:		V _{CC} = 5.25 V		T03-05		100	1

Supply current	Icc	Outputs open	$V_{CC} = 5.5 \text{ V}$ $V_{CC} = 5.25 \text{ V}$	1, 2, 3	101,02 106,07 103-05		120	mA
Low level output leakage current	I _{OL}	V _{CC} = 5.5 V V _{OUT} = 0.1 V	1/	1, 2, 3	A11		10	μ А
High level input leakage current	IIIH	V _{CC} = 5.5 V V _{IN} = 5.5 V		1, 2, 3	01,02 06,07 03,04,	 	1 10	μА
Low level input leakage current	IIL	V _{CC} = 5.5 V V _{IN} = 0.1 V		1, 2, 3	 01,02 06,07 03,04, 05	 	 1 -10	μ Α
High level input voltage	I _{VIH}	V _{CC} = 4.5 V	<u>3</u> /	1, 2, 3	A11	2.0	6.5	V

See footnotes at end of table.

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE
A

B2005

REV
PAGE
4

	IABLE	I. Electrical	регтогнал	ce cnar	acteristi	cs	-	COM	tinuea.			
Test	Symbol	-55°C	onditions	5°C			p A		Device type	Lin Min	its Max	Unit
ow level input voltage	A ^{IF}	V _{CC} = 5.5 V	3/		1	,	2,	3	A11	-0.1	0.8	٧
pp read voltage	V _P P				1	.,	2,	3	A11	V _{CC} -0.7	v _{çç}	٧
nput capacitance 2/ 4/	CIN	V _{IN} = 0 V, f = 1T _C = 25°C	1 MHz		 	4			A11	 	6	pF
utput capacitance	c _o	V _{OUT} = 0 V, f = T _C = 25 °C	= 1 MHz			4			A11	 	12	pF
ddress access time	It _{AA}	V _{CC} = 5.25 V 2 See figure 5	<u>2</u> / <u>5</u> /		9,	, 1	0,	11	06 05,07 01 02,04		150 200 450 250 350	ns
hip enable access time	t _{CE}	T - - -			9,	, 1	.0,	11	01 02,04 03	T .	450 250 350	ns
utput enable access time	t _{OE}] 			9,	, 1	10,	11	03 01 02,04, 06 05,07	15 15 10 1	130 200 100 150	ns
E or OE to high Z	t _{DF} 6/	• • • • •			19,	, 1	ΙΟ,	11	03 01 02 04 05,07	0 5 0 0 0	115 150 90 60 150 80	ns
output hold from address change	t _{OH} _6/	†			9	, :	10,	11	A11	0		ns
connected to // Outputs shall // Tests for all // All pins not // Equivalent ac Output load Input rise an	VOUT- be load inputs being to test co 1 TTL o d fall i	inputs and $\overline{0E}$ to ded per figure 4 and control pinested are to be odditions (actua date and $C_L = 100$ times < 20 ns. 0.4 V and 2.4 V after any design	s. grounded. 1 load co 0 pF.	ndition						ut und	er test	
			SIZE				T :	DWG	NO.			

- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Processing EPROMS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.5.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.5.2 Programmability of EPROMS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and 4.6.
- 3.5.3 Verification of erasure of programmability of EPROMS. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MILITARY DRAWING	SIZE A	 	DWG NO	82005	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV D		PAGE 6	

c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A

- 1. Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2).
- 2. Bake, unbiased, for 12 hours at 200°C.
- 3. Perform a margin test using $V_M = V_{CC} = 6.0 \text{ V}$ at +25°C using loose timing.
- Erase device, then program 45 percent-50 percent of the bits to a worst case speed pattern.
- 5. Perform dynamic burn-in (see 4.2a).
- 6. Perform a margin test using $V_M = V_{CC} = 6.0 \text{ V}$ at +25°C.
- Perform 100 percent electrical testing at +125°C and -55°C. Perform 100 percent ac and dc electricals at +25°C.
- 8. Erase device (see 3.5.1), except devices submitted for groups A, B, C, and D.
- 9. Verify erasure (see 3.5.3).

Margin test method B

- Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2). The remaining cells shall provide a worst case speed pattern.
- 2. Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- 3. Perform a margin test using V_M = +5.9 V at +25°C using loose timing (i.e., t_{ACC} = 1 μs).
- 4. Perform dynamic burn-in (see 4.2a).
- 5. Margin at $V_M = +5.9 \text{ V}$.
- 6. Perform electrical tests (see 4.2).
- 7. Erase (see 3.5.1), except devices submitted for groups A, B, C, and D testing.
- 8. Verify erasure (see 3.5.3).

Margin test method C

- Program at 25°C with a greater than 95 percent pattern (ex. diagonal "1's") (see 3.5.2).
- 2. Unbiased bake for 8 hours at 200°C or 24 hours at 170°C or 72 hours at 150°C.
- 3. Test at 95°C (see 3.5.3), including a margin test at $V_M = +6$ V and loose timing (i.e. TACC = 1 μ s).
- 4. Erase (see 3.5.1).
- Program at 25°C with a 50 percent pattern (ex. checkboard bar) (see 3.5.2) (Programmed with checkboard at wafer sort).

MILITARY DRAWING	SIZE A			DWG NO	82005	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	Q		PAGE	7

- 6. Test at 125°C (see 3.5.3).
- 7. Burn-in (see 4.2a).
- 8. Test at 125°C (see 3.5.3).
- 9. Test at -55°C (see 3.5.3).
- 10. Erase (see 3.5.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- 11. Verify erasure at 25°C (see 3.5.3).
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-SID-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ($C_{\rm IN}$ and $C_{\rm O}$ measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
- 4.4 Erasing procedure. The device is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 253.7 mm. The recommended integrated dose (i.e., UV intensity X exposure time) is 15 W-s/cm 2 . An example of an ultraviolet source which can erase the device in 30 minutes is the Model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the EPROM should be placed about 1 inch away from the lamp tubes. After erasure, all bits are in the high state.
- 4.5 Programming procedures for methods A and C. The programming characteristics in tables IIIa and IIIc and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming. The waveforms of figure 6 and programming characteristics of tables IIIa and IIIc shall apply.
 - b. Initially and after each erasure, all pits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
 - c. Programming occurs when Vpp is 21.0 ± 0.5 V and chip enable and $\overline{\text{PGM}}$ are brought low.

MILITARY DRAWING	SIZE A			DWG NO	82005	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	0		PAGE	8

TABLE II. Electrical test requirements.

 MIL-STD-883 test requirements 	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 8, 9 10, 11
Group A test requirements (method 5005) 	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005) 	1, 2, 9 or 2, 8(hot), 10
Additional electrical subgroups for group C periodic inspections	


NOTES:

- (*) Indicates PDA applies to subgroup 1 (see 4.2).
- 2. Any or all subgroups may be combined
- when using a high speed tester.

 3. Subgroup 8 shall consist of verifying the pattern specified.
- For all electrical tests, the device shall be programmed to the pattern specified.
- 4.6 Programming procedures for method B. The programming characteristics in table IIIb and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming. The waveforms of figure 6 and programming characteristics of table IIIb shall apply.
 - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
 - c. Programming occurs when V_{PP} is 12.5 ± 0.3 V and chip enable and \overline{PGM} are brought low.
 - 5. PACKAGING
 - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

MILITARY DRAWING	SIZE A			DWG NO	82005	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	υ		PAGE	9

DESC FORM 193A FFR 86



CASE Y	
VPP 1 A 12 2 A 7 3 A 6 4 A 5 5 A 4 6 A 3 7 A 2 8 A 1 9 A 0 10 Q 0 11 Q 1 12 Q 2 13 VSS 14	28 V CC 27 PGM 26 NC 25 A 8 24 A 1 23 A 1 20 CE 19 Q 7 18 Q 6 17 Q 5 15 Q 3

OPTION A WITH ACTIVE TERMINALS ON PLANE 1.

Pin Names

A ₀ - A ₁₂	Addresses
ĈĒ	Chip enable
ŌĒ	Output enable
Q ₀₋₇	Outputs
PGM	Program pin

FIGURE 1. Terminal connections.

	SIZE			DWG NO			
MILITARY DRAWING	Α				820	005	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	D		PAGE	10	

Device types 01, 02, 06 and 07

Pins	CE	OE	PGM	Vpp	V _{CC}	Outputs
Read	VIL	VIL	Λ ^{IH}	V _{CC}	VCC	D _{OUT}
Output disable	IVIL	IVIH	AIH	Vcc	V _{CC}	High Z
Standby	VIH	X	X	VCC	VCC	High Z
Program	VIL	VIH	VIL	۱۷ _{PP}	Vcc	DIM
 Program verify	VIL	VIL	VIH	Vpp	v _{cc}	POUT
 Program inhibit	IVIH	i x	X	l Vpp	V _{CC}	 High Z
 Silicon signature * (Intelligent identifier)	VIL	VIL	VIH	V _{CC}	V _{CC}	 Encoded data

X can be either V_{IL} or V_{IH}. * For silicon signature (tm) (intelligent identifier) A0 is toggled. A9 = 12 ± 0.5 V., and all other addresses are at a TTL low (V_{IL}).

Device types 03, 04, and 05

Mode/pins	CE	ŌĒ	PGM	V _{PP}	Outputs	.V _{PP}
Programming method	A, B	А, В	А, В	Α	А, В	В
Deselect Read Standby Program Program inhibit Program verify	VIL VIH VIL VIH VIL	V _{IH} X V _{IH} X	A IH A IH A IH A IH	V _{CC} V _{CC} V _{CC} +21 V +21 V	High Z DOUT High Z DIN High Z DOUT	V _{CC} V _{CC} V _{CC} +12.5 V +12.5 V


NOTES:


- 1. It is recommended that verification for method A & B devices be performed after the completion of programming all bytes.

 2. X means input is a "don't care".


FIGURE 2. Truth table.

	SIZE			DWG	G NO.
MILITARY DRAWING	Α	}			82005
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO			REV	D	PAGE 11





Device types 01, 02, 06, and 07.



- NOTES:


 1. Tdf is specified from OE or CE, whichever occurs first.


 2. OE may be delayed up to Tacc Toe after the falling edge of CE without impact on Tacc.

FIGURE 5. Read cycle timing diagram.

MILITARY DRAWING	SIZE A	DWC	82005
EFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV D	PAGE 14

READ WITH CE = VIL USING OF CONTROL DESELECT-READ ---- READ ---DESELECT — t_{AA}— - taa-⇒ ADDRESSES t OH ---HIGH Z HIGH Z DATA -NOT VALID VALID VALID toE --t DF ŌĒ READ USING THE CE AND OE CONTROL STANDBY -- READ -STANDBY **READ CYCLE 2** ADDRESSES_ tAAtAA-DATA HIGH Z HIGH Z VALID VALID CE toE . ŌĒ FIGURE 5. Read cycle timing diagram - Continued. SIZE DWG NO. MILITARY DRAWING 82005 Α DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO REV PAGE D 15 DESC FORM 193A **FEB 86**







NOTES:

- 1. All times shown in () are minimum and in μsec unless otherwise specified. 2. The input timing reference level is .8 V for V $_{IL}$ and 2 V for a V $_{IH}$
- $\mathbf{t}_{0\bar{\mathsf{E}}}$ and $\mathbf{t}_{\mathrm{DFP}}$ are characteristics of the device but must be accommodated
- by the programmer. 4. When programming, a 0.1 μF capacitor is required across V_{pp} and ground to suppress spurious voltage transients which can damage the device.

FIGURE 6. Programming timing diagram for method B - Continued.





	T			1/			1 11	nits	T
Test	Symbol 		Condition	ns <u>1</u> /		Group A subgroups 	Min	Max I	Unit
Input low voltage	۱۸ ^{I۲}							 0.8 	i v
Input high voltage	I V I H			-			2.2	V _{CC} +1	V
Input leakage current	IIL	Except	0E/Vpp 0.4	V <u><</u> V _{IN} <u><</u> 5.2	5 V		 -10	 +10 	μА
Programming voltage	I V _{PP}						20.5	21.5	٧
Programming supply current	 I _{pp2} 	<u>CE</u> = <u>P</u> (<u>m</u> = VIL			 	\ 	 30 	l mA
V _{CC} power supply current	ICC	·						150	l mA
Address setup time	tas	 					2		μS
Data setup time	tos	 					2	<u> </u>	μS
Address hold time	tAH	 					0		μS
Data hold time	t _{DH}	 					2		μs
Program pulse width	tpN	 				 	45	55	ms
Vpp setup time	tps						2		ļμs
Output enable setup time	toes	 				 	2		 μS
Chip enable setup time	tces	1	-			 	2] 	ļμs
1/ t _{CEH} is measured fro	om ŌĒ∕Vpp	•							
MILITARY DE	SUPPLY C		SIZE A	REV			2)05 GE		
DAYTON, O	niu		i	I KE V	Э	' ^		19	

	1
1	7

			<u></u>	imits	Ţ
Test	Symbol	$V_{CC} = 6.0 \text{ V } \pm 0.25 \text{ V}, \text{ Vpp} = 12.5 \text{ V } \pm 0.3 \text{ V}$	Min	Max	Uni
Input current (all inputs)	ILI	VIN = VIL or VIH		 10 	ا Aب [
Input low level (all inputs)	۷۱۲		-0.1	 0.8 	V
Input high level	۷ _{IH}		2.0	V _{CC} +1	٧
Output low voltage during verify	VOL	I _{OL} = 2.1 mA		0.45	Į V
Output high voltage during verify	V _{ОН}	I _{OH} = -400 μA	2.4		Į v
VCC supply current (program and verify)	Icc			100	l mA
Wpp supply current (program)	Ірр	CE = VIL		 50 	l mA
Ag intelligent identifier voltage	۷ _{IO}		11.5	12.5	v
Address setup time	tas		2		ļμs
DE setup time	toes		 2 		μs
Data setup time	t _{DS}		2	 	l lμs
Address hold time	t _{AH}		0	 	l lμs
Data hold time	t _{DH}		2		l μs
Output enable to output float delay	t _{OEZ}	<u>2</u> /	0	130	ns
V _{PP} setup time	tps		2		l lμs
${ m V_{CC}}$ setup time	tcs		2		l lμs
See footnotes at end of tab	le.				······································
MILITARY DRAW		SIZE DWG NO	82005		
DAYTON, OHIO		REV	PAGE	20	

Test Symbo	[Symbol	Conditions 1/	Li	Uni	
		Conditions $\frac{1}{2}$ / $V_{CC} = 6.0 \text{ V } \pm 0.25 \text{ V}, \text{ Vpp} = 12.5 \text{ V } \pm 0.3 \text{ V}$	Min	Max	T
PGM initial program pulse width	tpW	3/	0.95	1.05	ms
PGM overprogram pulse width	topw	4/	2.85	78.75	ms
Data valid from \overline{OE}	t _{OE}			150	ns

- $\underline{1}/$ V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- $^{2/}$ This parameter is only sampled and is not 100 percent tested. Output float is defined as the point where data is no longer driven--see timing diagram for method B.
- 3/ Initial program pulse width tolerance is 1 ms ± 5 percent.
- $\frac{4}{}$ The length of the overprogram pulse may vary from 2.85 ms to 78.75 ms as a function of the iteration counter value X.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A			DWG NO	82005	
		REV	0		PAGE	21

Test	Symbol	Conditions 1/	1 1	Limits		
1656		5.75 V < VCC < 6.25 V, 20.5 V < VPP < 21.5 V, TA = +25°C ±5°C	Min	Max 	Uni 	
Input current (all inputs)	ILI	VIN = VIL or VIH		10	 μΑ 	
Input low level (all inputs)	VIL			0.8	i v	
Input high level	VIH		2.0	V _{CC} +1	٧	
Output low voltage during verify	V _{OL}	I _{OL} = 2.1 mA	 	0.45	 V	
Output high voltage during verify	VOH	I _{OH} = 400 μA	2.4	 	 	
V _{CC} supply current (program and verify)	ICC			120	l mA	
Vpp supply current (program)	Ірр	CE = VIL	 	l l 50 i	l mA	
A9 voltage silicon signature (tm)	VID		111.5	12.5	V	
Address setup time	tas		2	 	μS	
OE setup time	t _{OES}		2	 	 μs 	
Data setup time	tos		2	 	 μs	
Address hold time	t _{AH}		0		μs	
Data hold time	t _{DH}		2		μs	
Output enable to output float delay	t _{OEZ}	<u>2</u> /	0	130	ns	
V _{pp} setup time	tpS		2	 	μs	
V _{CC} setup time	tcs		2		ļμs	
See footnotes at end of tab	le.	SIZE DWG NO				
MILITARY DRAW		SIZE DWG NO	82005			
DAYTON, OHIO	CENTER	REV	PAGE	22		

TABLE IIIc.	Program	ming characteristics for method C - Continue	i.			
	I Sumbal	Conditions 1/	<u> </u>	Limits		
Test	Symbol 	Conditions 1/ 5.75 V $<$ VCC $<$ 6.25 V, 20.5 V $<$ VPP $<$ 21.5 V, TA = +25° C ±5° C	Min	Max	Unit	
PGM initial program pulse width	tpW		0.95	1.05	ms	
PGM overprogram pulse width	t _{OPW}		2.85	78.75	ms	
Data valid from OE	t _{OE}		 	150	l l ns	
CE setup time	tCES		2		l lμs l	

 $[\]underline{\mathbf{1}}/$ V_{CC} must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE		DWG N	O. 82005	
		REV	D	PAGE 23	

^{2/} Tested by inference only.

- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /	Programming method 	Margin test method
8200501YX	61394	DM2764-450	i c	С
8200501ZX	2/	AM2764-45/BUA	A	Α
8200502YX	61394	DM2764-250	C	С
8200502ZX	2/	AM2764-25/BUA	, A	A
~8200503YX	34335	AM2/64A-35/BXA	В	A
_	34649	MD2764A-35/B	В	8
8200503ZX	34335	AM2764A-35/BUA	В	A
	34649	MR2764A-35/B	ТВ	3
8200504YX	34335	AM2764A-25/BXA	1 8 1	A
	34649	MD2764A-25/B	В	8
8200504ZX	34335	AM2764A-25/BUA	В	Α
	34649	IMR2764A-25/B	В	В
N 8200505YX	34335	AM2764A-20/BXA	В	A
8200505ZX	34335	AM2764A-20/BUA	T B T	A
8200506YX	61394	DM2764-150	C	C
8200507YX	61394	DM2764-200	i c i	C

Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

2/ Not avaliable from an approved source of supply.

Vendor CAGE number	Vendor name and address	Intelligent identifier manufacturer	Device
34335	Advanced Micro Devices, Incorporated 901 Thompson Place Sunnyvale, CA 94088	01	08
34649	Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051	89	80
61394	SEEQ Technology 1849 Fortune Drive San Jose, CA 95131	94	01

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A		DWG NO. 82005			
			REV	D		PAGE 24

DESC FORM 193A FEB 86

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987 -- 548-063/60081

012743 _ _ _