											RE\	/1 S K	SKC												
LTR							D	ESC	RIPTI	ON							ľ	DATE	(YR-I	MO-DA	4)	API	PRO	/ED	
A	Table 1.75	e I: mW.	Ad	ld \	OL	para	nete	rs.	1.	3:	Chai	nge	P _D	from 1	.5 m	d to		1984	I MA	R 2		M	10	K	7
В	Revi	se t erat	able ure	e I	lim nge,	its, and	add rev	10 tse	MHz wav	dev efor	ice	, re	vis	e oper	atin	g		198	5 DE	C 10	6	M	0	ď	6
С	a QP the	L so corr	urce espo	e, e	chan ing	ge pa wave	aram form	ete:	rs 2 n fi	8, 5 gure	6.	and Ac	58 Id v	parts in tab endor oughou	le I CAGE	and		1987	7 AP	R 2	3	*	0.	Z	þ
D	tabl numb	es I er t	and o 67	d I 726	I. 8.	Dele Dele	te f te v	i gu end	res or C	2 a r AGE	nd 3 num	. (ber	han 047	hanges ge CAG 13 as hout d	E appr			198	B AF	R 1		4	1.0	ومرا	,
E		vend	lor (CAG	E 18	324								n figu . Edi				198	9 N	OV 1	6		.aj	y	1
																			- 						
CU	IRRE	EN	ТС	A	GE	E C	OE	Œ	67	26	8														
CU	IRRE		r c	A	GE	E C	OE	Œ	67	26	8				Ţ										
REV					L																				
REV SHEET REV	r	E	Ε	E	E	E	E	E	Ē	E	E	E													
REV SHEET REV SHEET	r		Ε	E 24	L		E	E		E		E 32 E	E	E	E	E	E	E	E	E	E	E	E	E	E
REV SHEET REV SHEET	TATUS	E	E 23	E 24	E 25	E 26	E 27	E 28	E 29	E 30	E 31	32		_	E E 11	E 12		E 14		E 16	┡—	E 18	E 19		E 21
REV SHEET REV SHEET REV S OF SH	TATUS HEETS	E 22	E 23 RE	E 24	E 25	E 26 E 1	E 27 E 2	E 28 E 3	E 29 E 4	E 30 E 5	E 31 E 6	32 E 7	E 8	_	11		13	14 THC	15 NIC :	16 s su	17 PPLY	18	19	20	E 21
REV SHEET REV SHEET REV S OF SH	TATUS HEETS	E 22	E 23 REV	E 24	E 25	E 26 E 1	E 27 E 2 PARE	E 28 E 3 D BY	E 29 E 4	E 30 E 5	E 31 E 6	32 E 7	E 8	_	11	12	13	14 THC	15 NIC :	16	17 PPLY	18	19	20	-
REV SHEET REV SHEET REV S OF SH	TATUS HEETS	E 22	E 23 RESHE	E 24	E 25	E 26 E 1 PRE	E 27 E 2	E 28 E 3 D BY	E 29 E 4	E 30 E 5	E 31 E 6	32 E 7	E 8	9 10 MI	DEF	12	ELECTORY	TON,	NIC: OHI	16 S SU O 45 ROCE	17 PPL 1444	18 CEN	19	20	

AMSC N/A

+ U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60912 5962-E1242


OF

SHEET

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit
01 02	68000-6 68000-8	16-bit fixed instruction microprocessor 16-bit fixed instruction microprocessor
03 04	68000-10 68000-12	16-bit fixed instruction microprocessor 16-bit fixed instruction microprocessor

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

T	See figure 1 (68-terminal 1.080" x 1.080" x .102") pin grid array
U	See figure 1 (68-terminal 0.960" x 0.960" x .097") leaded chip carrier package)
X	C-7 (68-terminal .962" x .962" x .120") square chip carrier package with
	thermal pad
Y	D-13 (64-lead, 3.240" x .920" x .225") dual-in-line package
Z	C-7 (68-terminal .962" x .962" x .120") square chip carrier package

Case outline

1.3 Absolute maximum ratings.

Outline letter

1.4 Recommended operating conditions.

Supply voltage:

Supply voicage.	
VCC	4.75 V dc to 5.25 V dc
High level input voltage (logic inputs)(V _{IH})	2.0 V to V _{CC}
Low level input voltage (logic inputs)(YIL)	GND to 0.8 V dc
Minimum high level output voltage	2.4 V dc
Maximum low level output voltage	
Frequency of operation:	
Device type 01	4.0 to 6.0 MHz
Device type 02	4.0 to 8.0 MHz

STANDARDIZED MILITARY DRAWING	SIZE A			82021
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	- F	SHEET 2

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-650-547

Device type 03 - - - - - - - - - - - - - 4.0 to 10.0 MHz Device type 04 - - - - - - - - - - - - - 4.0 to 12.0 MHz Case operating temperature range ($T_{\rm C}$)- - - - - - - - - - - - 55 C to +110 C

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.7 herein).

STANDARDIZED MILITARY DRAWING	SIZE A			82021	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	i	REVISION LEVE	_ F	SHEET 3	

DESC FORM 193A SEP 87

★ U. B. GOVERNMENT PRINTING OFFICE: 1988—550-547

Test	Symbol	Cor -55°C <	nditions 1/ T _C ≤ +110°C	Group A subgroups	Limit	S	Unit
		1 4./5 V <	VCC < 5.25 V erwise specified		Min I	Max	<u> </u>
High-level output voltage all outputs	V _{OH1}	I _{OH} = -400 μA		1, 2, 3	 2.4 		 V
High-level output voltage enable only	V _{OH2}	 I _{OH} = -400 μA R pullup = 1.1	kΩ	 	V _{CC} 75		٧
Low-level output voltage A23-1, FCO-2, BG	Y _{OL1}	V _{CC} = 4.75 V	I _{OL} = 3.2 mA	1, 2, 3		0.5	V
Low-level output voltage HALT	 V _{OL2} 	 	I _{OL} = 1.6 mA				
Low-level output voltage AS, R/W, D15-0, VDS, LDS, VMA, E	V _{OL3}	 	I _{OL} = 5.3 mA	1] 		
Low-level output voltage RESET	V _{0L4}		IOL = 5.0 mA				
High-impedance (off- state) output current (HIGH)	I OHZ	V ₀ = 2,4 V		1, 2, 3		20	μ Α
High-impedance (off- state) output current (LOW)	I I OLZ	V ₀ = 0.4 V		1, 2, 3	-20	 	 μ A
High-level input current; all inputs 2/	I _{IH1}	V _{IN} = 5.25 V		1, 2, 3		2.5	 μ Α
High-level input current HALT, RESET	I _{1H2}	-i 		 	j 	20	† μΑ
Low-level input current; all inputs 2/	IIL1	V _{IN} = O V		1, 2, 3	-2.5		μ A
Low-level input current HALT, RESET	I _{IL2}	- - -			1 -20	 	1
Supply current	Icc	V _{CC} = 5.25 V	<u>3</u> /	1, 2, 3	T	333	l mA
Capacitance	CIN	 V _{IN} = 0 V frequency = 1	MHz (see 4.3.1c)	4	1	20	pF
Functional tests See footnotes at end of ta	ble.			7, 8			
STANDARDIZ		SIZE					
MILITARY DRAY		A			82021		

 \pm U. S. GOVERNMENT PRINTING OFFICE: 1988—560-547

	TABLE	. Electrical pe	erforman	ce cha	racteri:	tics	- 0	onti	nue	d.				
Test	Symbol	Conditions -55°C <t<sub>C<*110 4.75 V<v<sub>CC<5.2 unless otherw</v<sub></t<sub>	1/ 1 C 1 25 V 1	number (see	 Group A sub- groups	6 M	01	type	02	type	03	type		Uni
		specified		3)		Min	Max	Min	Max	Min	Max	Min	Max	
Clock period	t _{Cyc}	GND = 0 V C _L = 130 pF	<u> </u> 	1	9, 10, 11	167	250	125	250	100	250	80	250	ns
Clock width low	tCL	See figure 3	<u> </u>	2	9, 10, 11	75	125	55	125	45	125	35	125	l I ns
Clock width high	[‡] CH		1	3	9, 10, 11	75	125	55	125	45	125	 35 	125 	ns
Clock fall time	^t Cf		1	4	9, 10, 11	† 	10	 	10	! ! 	10	 	5	ns
Clock rise time	t _{Cr}		<u> </u>	5	9, 10, 11		10	 	10	! !	 10 	1	5	ns
Clock low to address	^t CLAY		 	6	9, 10, 11		80		70	 	 60 	1 	55	ns
Clock high to FC valid	^t CHFCV		T ! !	6A	9, 10, 11		80		70	 	60		 55 	l ns
Clock high to ad- dress data high impedance (maximum)	^t CHADZ		 	7 <u>4</u> /	9, 10, 11] 	100		 80 	 	70		60 	ns
Clock high to address/FC invalid (minimum)	^t CH A FI] 	8 <u>5</u> /	9, 10, 11	1		 0 		 0 		0] - 	ns
Clock high to AS, DS low (maximum)	tCHSL]] <u> </u>	9 <u>6</u> /	9, 10,	7/ 0 	70	7/ 0 	 60 	7/ 0 		7/ 0 	 55 	ns
Clock high to AS, DS high (minimum)	tCHSLn			<u>8</u> /	9, 10, 11] 	! ! !	 	! ! !] 	 	 	 	l ns
Address to AS, DS (read) low/AS write	tavsl		 	11 <u>9</u> /	9, 10, 11	35	 	30	 	 20 	 	0	 	l ns
FC valid to AS, DS (Read) low/AS write	tFCVSL	 	 <u> </u>		9, 10,	 70 	! ! !	 60 	! ! !	 50 	1	40	 	ns
Clock low to AS, DS high	tCLSH	! !	·	12 <u>6</u> /	9, 10, 11		80		70		55		50	ns
AS, DS high to address/FC invalid See footnotes at en	tSHAFI] 			9, 10,	40	1 	30	 	20		10	1	l ns
STANDA	,		SIZE											
MILITARY DEFENSE ELECTRO	DRA	WING	A		REVIS	ON L	EVEL	. E			32021 SHEE		5	

 \pm U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

	TABLE I	. Electrical pe	rforman	ce ch	ara	cteris	tics	- 0	onti	nue	1.				
Test	Symbol	Conditions -55°C <tc≤+110 4.75 V≤V_{CC≤}5.2</tc≤+110 	1/	Wave- form numbe	rļA	roup	type	01	type	02	type	ce 03 MHz	type	04.	Unit
		4./5 V <v<sub>CC<5.2 unless otherw specified</v<sub>	ise i	(see figur 3)		ub- roups	Min	Max	Min	Max	Mi n	Max	Min	Max	,
AS. DS width low (read)/AS write	t _{SL}	GND = 0 V C _L = 130 pF	 	14 <u>9</u>	/ 9 /	11 ¹⁰ ,	337		240		195		160		ns
DS width low (write)	tosl	See figure 3			/ 9 /	10, 11	170		115		95		80		ns
AS, DS width high	t _{SH}		1	15 <u>9</u>	/ 9 /	, 10, 11	180		150		105		65		i ns
clock high to AS, DS high impedance	tcHCZ			16 <u>4</u>	/ 9	11 ¹⁰ ,		100		80		70		60	ns
AS, DS high to R/W high	t _{shrh}			17 9 10	/ S	11 ¹⁰ ,	50	 	40		20	1	10		ns
Clock high to R/W high (maximum)	tCHRH			18 6	/ 9), 10, 11		80	 	70] 	60	 	60	ns
Clock high to R/W high (minimum)	^t CHRHn			8	/ 9), 10, 11		 					 		
Clock high to R/W	[‡] CHRL		-	20 6	/ 9), 10, 11	 	80		70		60		60	ns
AS low to R/W valid	tasrv		•	20A10	// <u> </u>), 10, 11	 	20		20	 	20	 	20	ns
Address valid to R/W low (write)	tavrl		_	21 <u>1</u>		9, ¹⁰ ,	25		20		0		0		ns
FC valid to R/W low (write)	tFCVRL			21A 9		9 ₁₁ 10,	 70 		60	 	50		30		ns
R/W low to DS low (write)	tRLSL		·	22 1	<u> </u>	911 ¹⁰ ,	140		80		50	 	30	 	ns
Clock low to data out valid (write)	tCLDO			23		9, 10, 11		80		70		55		55	ns
Clock high to R/W VMA high im- pedance	t _{CHRZ}	 		1		9, 10, 11	 			 				! !	ns
See footnotes at er	d of ta	ble.							·····						
STANDA MILITARY			SIZE A								8	32021	ļ		
DEFENSE ELECTR		JPPLY CENTER				REVIS	ION I	LEVE	LE			SHE	ET	6	

★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

	TABLE I.	Electrical po	erforma	nce	cha	racteri	stic	s - C	onti	nued	•	*****	-		
Test	Symbol	Condition: -55°C <tc<+1 4.75 V<vcc≤5.< th=""><th>s <u>1/</u> 10°C</th><th>Way for num</th><th>m mber</th><th>Group</th><th></th><th></th><th>Devi</th><th>e 02</th><th>typ</th><th>e 03</th><th>typ</th><th>e 04</th><th> Unit</th></vcc≤5.<></tc<+1 	s <u>1/</u> 10°C	Way for num	m mber	Group			Devi	e 02	typ	e 03	typ	e 04	 Unit
	 	unless other specifie	rw1 se	f19 3)	jure	groups		 Max	 Mfn	Max	l Min	Max	 Min	 Max	<u> </u>
AS, DS high to data out invalid (write)	^t SHDOI	GND = 0 V C _L = 130 pF		 25 	9/ 10/	9, 10, 11	 40 	 	1 1 30 1	 	! 20 	 	15 15	 	l ns
Data out valid to DS low (write)	t _{DOSL}	See figure 3		26	9/	9, 10, 11	35		30		 20 	 	 15 		ns
Data in to clock low (setup time) (read)	₽D I CL			27	10/ 13/	9, 10, 11	25		 15 		 10 	 	 10 	 	ns
AS, DS high to DTACK high	^t shdah			 28 	9/ 10/	9, 10, 11	0	 325 	 0 	245	0	 190 	0	150 	ns
DS high to data (read) invalid (hold time)	t _{SHDII}			 29 	<u>10</u> /	9, 10, 11	 0 	 	 0 		 0 	 	 0 	 	ns
AS, DS high to BERR High	tSHBEH			30	<u>10</u> /	9, 10, 11	 0 		0		0	 	0		ns
DTACK low to data in (setup time)	^t DALDI			 31 10,	9/ <u>13</u> /	9, 10, 11	! 	 120 	 	 90 	 	 65 	 	 50 	ns
HALT and RESET input transi- tion time	t _{RHr} , f			32	4/	9, 10,	0	200	0	200	 0 	 200 	 0 	200	ns
Clock high to BG low	tCHGL		_	33		9, 10, 11		80	 	70		60		 50 	ns
Clock high to BG high	[‡] СНGН	_		34	<u>10</u> /	9, 10, 11	! ! !	80	 	70		 60 	 	50	ns
BR low to BG low	^t BRLGL			 35 	<u>10</u> /	9, 10, 11	1.5	3.5 +100 ns		3.5 +90 ns	ļ	 3.5 +80 ns	l		Clk. Per.
BR high to BG high	^t BRHGH			36 	10/ 14/	9, 10, 11	 1.5 	 3.5 +100 ns		3.5 +90 ns	!	 3.5 +80 ns	!		 Clk. Per.
BGACK low to BG high	t _{GALGH}		•	 37 	<u>10</u> /	9, 10, 11	1.5	 3.5 +100 ns		3.5 +90 ns	ļ	3.5 +80 ns	!		Clk. Per.
BGACK low to BR high (to prevent rearbitration)	^t GALBRH		•	37 <i>I</i>	\ <u>10</u> /	9, 10, 11	20 ns		 20 ns	1.5	20 ns	1.5	20 ns		C1k. Per.
See footnotes at end STANDA			SIZE	7				<u> </u>							
MILITARY	DRAW	/ING	A								82	021			
DEFENSE ELECTRO DAYTON	ONICS SUP , OHIO 454					REVIS	ION L	.EVEL	E		s	HEET	7		

U. B. GOVERNMENT PRINTING OFFICE: 1988-548-904

	INDEL I	Electrical pe				2000								N		
Test	Symbol .	Conditions -55 C <tc<+11< th=""><th>0°C 1</th><th>or</th><th>ber</th><th></th><th></th><th>Devi</th><th>01</th><th>type</th><th>2 02</th><th>type</th><th>e 03</th><th>Devi</th><th></th><th> Uni 1</th></tc<+11<>	0°C 1	or	ber			Devi	01	type	2 02	type	e 03	Devi		 Uni 1
		4.75 V∠V _{CC} ∠5.2 unless other specified	wise 1	fig		sub- grou	ps	Min	Max	M1 n	Max	Min	Max	Min	Max	
BG low to bus high impedance (with AS high)	t _{GLZ}	GND = 0 V C _L = 130 pF		38	4/	9 ₁₁ 1	0,		100		80		70 		60	ns
BG width high	t _{GH}	See figure 3]3	39	<u>10</u> /	9, 10 11	0,	1.5		1.5		1.5		1.5		 C1k. Per.
Clock low to YMA low	^t CLVML	i		10		9, 1 11	0,		80		70		70		70	l ns
Clock low to E transition	[‡] CLET		1	41		9, 1 11	0,		85		70	 	55		45	l ns
E output rise and fall time	tEr, f	 -	1	42	10/	9, 1 11	0,		25		25		25		25	ns
VMA low to E high	tymLEH		 	43	10/	9, 1 11	0,	240		200		150	<u> </u>	90	 	ns
AS, DS high to VPA high	tshvph			44	10/	9, 1 11	0,	0	160	0	120	0	90	0	90	ns
E Low to address/VMA/FC invalid	telcai		 	45	10/	9, 1 11	0,	35	 	30		10		10	 	ns
BGACK width low	 t _{GAL} 	! !	[]; <u></u>	46	<u>10</u> /	9, 1 11	0,	1.5	! ! !	1.5	 	1.5		1.5		 Clk. Per.
Asynchronous input setup/hold time	tasi	 	 	47	13/	9, 1 11	0,	25	 	20	 	20		20	 	ns
BERR low to DTACK low	 ^t beldal] - -	48	10/ 15/	9, 1 11	0,	 25 		20		20		20	 	ns
E low to AS, DS invalid	t _{SHEL}		Ţ	49	<u>10</u> /	9, 1	.0,	-80	+80	-70	+70	-55	+55	-45	45	ns
E width high	^t EΗ		1	50	<u>10</u> /	9, 1	10,	600		450		350		280	 	ns
E width low	t _{EL}		<u> </u>	51	10/	9, 1	10,	900		700		550		440		ns
E executed rise time	te ichx				10/ 16/	 9 ₁ 1	ΙΟ,		 		1			 	 	l ns
See footnotes at e	nd of tab	le.						<u> </u>	•	*	•	•	•	•	•	
STAND MILITAR	ARDIZI		SIZE A		·							82	2021			
DEFENSE ELECT		PPLY CENTER		ا	\ . _	RE	VK	SION	EVEL	Ε		T	SHEE	т 8	,	

★ U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

Test	 Symbol	Conditions 1/ -55°C <tr<+110°c< th=""><th>Wave- form number</th><th>,</th><th>Dev type</th><th>e 01</th><th>Dev type</th><th>e 02</th><th>type</th><th>e 03</th><th>type</th><th></th><th>l Unii</th></tr<+110°c<>	Wave- form number	,	Dev type	e 01	Dev type	e 02	type	e 03	type		l Unii
		4.75 V≺VCC₹5.25 V unless otherwise specified	(see figure 3)	sub- groups	Min	Max	Min	Max	 Min	Max	Min	Max	
Clock high to data out invalid	‡CHD0I	GND = 0 V C _L = 130 pF	53 10/	9, 10, 11	0	 	0	 	0		0	 	l ns
E low to data out invalid	tELDOI	See figure 3 	54 2/ 10/	9, 10, 11	 40 	 	30	 	 20 	 	 15 	1	l ns
R∕W to data bus impedance	t _{RLDBD}		55 <u>10</u> /	9, 10, 11	35		30	 	20	 	10		ns
Halt/RESET pulse width	 thrpw 		56 10/ 15/17/		10		10	 	10]]]	10	 	 Clk. Per.
BGACK high to AS, DS and R/W driven	tGASD		57 10/	9, 10,	1.5		1.5		1.5		1.5		 Clk. Per.
BGACK high to FC, VMA driven	^t GAFCD		57A <u>10</u> /	9, 10, 11	1.0		1.0	 	1.0	! 	1.0		 C1k. Per.
BR high to AS, DS and R/W driven	t _{brhsd}		58 10/ 14/	9, 10, 11	 1.5 		1.5	 	 1.5 	 	1.5	 	 Clk. Per.
BR high to FC, VMA	t _{brhfd}		58A10/ 157	9, 10, 11	1.0	 	1.0	 	1.0		1.0		Clk. Per.

 $V_{CC} = 5 \text{ V } \pm 5\%$. After V_{CC} has been applied for 100 ms.

All outputs unloaded except for load capacitance. Clock should be either 4 MHz or FMAX. Low; HALT, RST, (Part is held in reset). High; DTACK, BR, BGACK, IPLU-Z, VPA, BERR.

Guaranteed to the limits specified in table I, if not tested.

FC invalid, as a minimum, tested initially and for process and design changes only.

4/ 5/ 6/ For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the values given in the maximum column.

Not tested, for system design purposes only.

- Combined with the above parameter. Previous specification of 0 ns was theoretical and not attainable.
- Actual value depends on clock period.

As a minumum, tested initially and for process or design changes only. When $\overline{\rm AS}$ and $R/\overline{\rm W}$ are equally loaded (#20%), subtract 10 nanoseconds from the values given in these columns.

12/ Combined with 16, control bus specification.

13/ If the asynchronous setup time (47) requirements are satisfied, the DTACK low to data setup time (31) requirement can be ignored. The data must only satisfy the data-in to clock-low setup time (27) for the following cycle.

The processor will negate BG and begin driving the bus again if external arbitration logic negates \overline{BR} before asserting \overline{BGACK} . If 47 is satisfied for both \overline{DTACK} and \overline{BERR} , 48 may be 0 ns.


Deleted, useful only if E clock used to drive clock input on MC6809 Microprocessor.

For power up, the MPU must be held in RESET state for 100 ms to all stabilization of on chip circuitry. After the system is powered up, 56 refers to the minimum pulse width required to 17/ reset the system.

STANDARDIZED SIZE 82021 A MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET Ε 9 DAYTON, OHIO 45444

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-849-904



NOTES:

Dimensions are in inches. 1.

Metric equivalents are given for general information only.

Positional tolerance for leads (68 places):


Ø .005 (0.13 mm)

4.

Manufacturers option, chamfer 0.15 max at 45° , all edges. There shall be a 0.20 inch minimum spacing between any 2 metallized areas on the surfaces of 5.


6. Increase maximum limit of pin diameter (Dø) by 0.003 inches when lead finish A is applied.

FIGURE 1. Dimensions and configurations.



DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904



☆ U. B. GOVERNMENT PRINTING OFFICE: 1988--550-547

Dim	Inc	hes	Millim	eters
	Min	in Max		Max
A		.135		3.42
A1	0.015	0.038	0.38	0.96
В	0.013	0.025	0.33	0.63
С	0.004	0.010	0.10	0.25
D, E	1.130	1.150	28.70	29.21
D1, E1	0.935	0.960	27.74	24.38
D2, E2	.8	00	20.	32
D3	1.0	1.080		43
L	.022	.038	0.55	0.96
R	.0	12	.0	30 I

Case outline U - Continued.

NOTE S:

- Dimensions are in inches.
 Metric equivalents are given for general information only.
 D₂ and E1 dimensions do not include particles of package material. Such particles shall not exceed .010 inch.
- 4. Maximum lead thickness includes all lead finishes. Minimum dimension is base material.
- 5. A pin one identification mark shall be located adjacent to pin one within the shaded area shown.


FIGURE 1. Dimensions and configurations - Continued.


SIZE **STANDARDIZED** Α MILITARY DRAWING 82021 **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

Device types 01, 02, 03, and 04





	10	9	8	7	6	5	4	3	2	1	
1							@				A
		(e)		ၜ	(9)	©	0	(O)		_	B
	0	0		В		TC			0	0	D
	(O)	(O)				SE	•		@ @	(O)	E
	0	0	_		`. _	<u>T</u>	•	_	0	0	G
		0	_	@	0	@	0	_	(O)	_	H
	_						<u></u>				K

Pin no.	<u>Function</u>	Pin no.	<u>Function</u>	Pin no.	<u>Function</u>	Pin no.	<u>Function</u>
1A	Do not connect	9K	A9	3 A	D1	9H	A12
1B	DTACK	10K	Do not connect	2A	ĀS	9G	A15
10	BGACK	10J	A14	2B	LDS	9F	A18
10	BR	10Н	A16	2C	BG	9E	v _{cc}
1E	CLK	10G	A17	2D	V _{CC}	90	GND
1 <i>F</i>	HALT	10F	A19	2E	GND	9C	A23
1G	VMA	10E	A20	2F	RESET	9B	D14
1H	<u>E</u>	10D	A21	2G	VPA	8B	D11
าง	BERR	10C	A22	2H	TPL2	7B	D9
1 K	Do not connect	10B	D15	2J	TPLO	6B	D6
2K	FC2	10A	D12	3J	FCT	5B	D3
3K	FC0	9 A	D10	4J	Do not connect	4B	DØ
4K	A1	8 A	D8	5J	A2	3B	<u>DØ</u> UDS
5K	A3	7A	D7	6J	A5	3C	R/₩
6K	A4	6A	D5	73	A8	3H	TPLT
7K	A6	5A	D4	8J	A10	8H	A13
8K	A7	4A	D2	9J	A11	8C	D13

FIGURE 2. Terminal connections.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
82021


REVISION LEVEL
E
SHEET 13

DESC FORM 193A SEP 87


☆ U.S. GOVERNMENT PRINTING OFFICE: 1967-549-098




Powered by ICminer.com Electronic-Library Service CopyRight 2003




Powered by ICminer.com Electronic-Library Service CopyRight 2003



☆ U.S. GOVERNMENT PRINTING OFFICE: 1967-549-096



★ U. S. GOVERNMENT PRINTING OFFICE: 1988-548-904




Read cycle timing diagram.

NOTES:


- 1. Setup time for the asynchronous inputs BGACK, 1PLO-2, and VPA guarantees their recognition at the next falling edge of the clock.
- BR need fall at this time only to insure being recognized at the end of this bus cycle.
- 3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 and 2.0 volts.

FIGURE 3. Switching test circuit and waveforms - Continued.




DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1967--549-096



SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096



MO68000 to M6800 peripheral diagram - BPST case


NOTE: This timing diagram is included for those who wish to design their own circuit to generate $\overline{\text{VMA}}$. It shows the best case possibly attainable.


FIGURE 3. Switching test circuit and waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 20


DESC FORM 193A SEP 87


☆ U.B. GOVERNMENT PRINTING OFFICE: 1987--549-098





Powered by ICminer.com Electronic-Library Service CopyRight 2003





- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, D, or E using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} measurement) shall be measured only after process or design changes which may affect input capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
 - d. Subgroups 7 and 8 functional testing shall include verification of instruction set. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved sources of supply.

STANDARDIZED MILITARY DRAWING	SIZE A			82021	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	E	SHEET	25

± U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	1, 7
Final electrical test parameters (method 5004) 	1*, 2*, 7 8(at 110°C only), 9, 10, 11
Group A test requirements (method 5005) 	1, 2, 3, 4, 7, 8, 9, 10, 11
IGroups C and D end-point lelectrical parameters (method 5005)	2, 8(at 110°C lonly)

^{*} PDA applies to subgroup 1 or 2.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883,
 - (1) Test condition A, B, C, D, or E using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
 - 6.2 Replaceability. Replaceability is determined as follows:
 - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - b. When a QPL source is established, the part numbered device specified in this drawing will be replaced by the microcircuit identified as part number M38510/540--B--.

STANDARDIZED MILITARY DRAWING	SIZE A			82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	•	SHEET
DAYTON, OHIO 45444			E	26

DESC FORM 193A SEP 87

U. B. GOVERNMENT PRINTING OFFICE: 1988--550-54

- 6.3 <u>Configuration control of SMD</u>'s. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio, 45444, or telephone (513) 296-5375.
 - 6.6 Terminal and pin definitions.

Signal summary. The input and output signals can be functionally organized into groups shown on figure 4 and in table III.

TABLE III. Signal summary.

Signal name	Mnemon1c	Input/output	Active state		H1-Z
	1	<u> </u>	1	On HALT	On BGAC
Address Bus	A1-A23	output	high	yes	yes
Data Bus	DO-D15	input/output	high	yes	yes
Address Strobe	AS	output	l low	l no	l yes
Read/Write	R/W	output	read-high write-low	no	yes
Upper and Lower Data Strobes	טטס, נסס	output	1 ow	no	yes
Data Transfer Acknowledge	DTACK	input	low	no	no
Bus Request	BR	1 nput	low	no	no
Bus Grant	BG	output	l low	no	l no
Bus Grant Acknowledge	BGACK	 input	l low	l l no	l l no
Interrupt Priority Level	IPLO, IPLI, IPLZ	input	l wo l	no	l l no
Bus Error	BERR	l input	1 1 ow	l no	l l no
Reset	RESET	input/output	1 ow	<u>1</u> / no	1/ no
Halt	HALT	 input/output	low	no 1/	1/ no
Enable	E	output	l high	no	no
Valid Memory Address	VMA	output	l low	no	l yes
Valid Peripheral Address	VPA	input	l low	no	l no
Function Code Output	FCO, FC1, FC2	 output	l l high	l no	l l yes
Clock	CLK	Input	htgh	no	no
Power Input	V _{CC}	input	1		
Ground	i GND	Input	i	- 	-i

1/ Open drain

STANDARDIZED MILITARY DRAWING	SIZE A		82021	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	SHEET	7

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

Address Bus (Al through A23). This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A1, A2, and A3 provide information about what level interrupt is being serviced while address lines A4 through A23 are all set to a logic high.

Data Bus (DO through D15). This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, the external device supplies the vector number on data lines DO through D7.

Asynchronous Bus Control. Asynchronous data transfers are handled using the following control signals: Address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

Address Strobe (\overline{AS}) . This signal indicates that there is a valid address on the address bus.

Read/Write (R/W). This signal defines the data bus transfer as a read or write cycle. The R/W signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

Upper and Lower Data Strobes ($\overline{\text{UDS}}$, $\overline{\text{LDS}}$). These signals control the data on the data bus as shown in table IV. When the R/W line is high, the processor will read from the data bus as indicated. When the R/W line is low, the processor will write to the data bus as shown.

UDS	LDS	R/W	D8-D15	DO-D7
High	High		No valid data	No valid data
Low	Low	High	Valid data bits 8-15	Valid data bits 0-7
High	Low	High	No valid data	Valid data bits 0-7
Low	1 High	H1gh	Valid data bits 8-15	No valid data
Low	Low	Low	Valid data bits 8-15	Valid data bits 0-7
High	Low	Low	Valid data bits 0-7	Valid data bits 0-7
Low	High	Low	Valid data bits 8-15	Valid data bits 8-1

TABLE IV. Data strobe control of data bus.

Data Transfer Acknowledge (DTACK). This input indicates that the data transfer is completed. When the processor recognizes DTACK during a read cycle, data is latched and the bus cycle terminated. When DTACK is recognized during a write cycle, the bus cycle is terminated.

Bus Arbitration Control. These three signals form a bus arbitration circuit to determine which device will be the bus master device.

Bus Request (BR). This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

Bus Grant (BG). This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
82021

REVISION LEVEL SHEET
28

DESC FORM 193A SEP 87

★ U. 8. GOVERNMENT PRINTING OFFICE: 1988—550-547

Bus Grant Acknowledge (BGACK). This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

a. A bus grant has been received.

- b. Address strobe is inactive which indicates that the microprocessor is not using the bus.
- c. Data transfer acknowledge is inactive which indicates that either memory or the peripherals are not using the bus.
- d. Bus grant acknowledge is inactive which indicates that no other device is still claiming bus mastership.

Interrupt Control (TPLO, TPLI, TPLZ). These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. The least significant bit is contained in TPLO and the most significant bit is contained in TPLO.

System Control. The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

Bus Error (BERR). This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

a. Nonresponding devices.

b. Interrupt vector number acquisition failure.

c. Illegal access request as determined by a memory management unit.

d. Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or the current bus cycle should be retired.

Reset (RESET). This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external halt and reset signals applied at the same time.

<u>Halt (HALT)</u>. When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their impedance state.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

Peripheral Control. These control signals are used to allow the interfacing of synchronous peripheral devices with the asynchronous processor. These signals are explained in the following paragraphs.

Enable (E). This signal is the standard enable signal common to all peripheral devices. The period for this output is ten clock periods (six clocks low; four clocks high).

Valid Peripheral Address (VPA). This input indicates that the device or region addressed is a family device and that data transfer should coincide with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 82021 REVISION LEVEL E 29

DESC FORM 193A SEP 87

 \bigstar U. 8. GOVERNMENT PRINTING OFFICE: 1988—550-547

Valid Memory Address (VMA). This output is used to indicate to peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (VPA) input which indicates that the peripheral is a family device.

Processor Status (FCO, FC1, FC2). These function code outputs indicate the mode (user or supervisor) and the cycle type currently being executed as shown in table V. The information indicated by the function code outputs is valid whenever address strobe (\overline{AS}) is active.

TABLE V. Function code outputs.

FC2	FC1	FC0	Cycle type
Low	Low	Low	(Undefined, reserved)
Low	Low	High	User data
Low	High	Low	User program
Low	High	High	(Undefined, reserved)
High	Low	Low	(Undefined, reserved)
High	Low	High	Supervisor data
High	High	Low	Supervisor program
High	High	High	Interrupt acknowledge

Clock (CLK). The clock input is a TTL compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input shall be a constant frequency.

6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved sources of supply listed below are for information purposes only and are current only to the date of the last action of this document.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /	Replacement military specification part number
8202101TX	18324 50088	68000-6/BTA TS68000MRB/C6	M38510/54001BTX
8202101YX <u>2</u> /	18324 50088	68000-6/BXA TS68000MCB/C6	M38510/54001BYX
82021017X <u>2/</u>	1 18324 1 50088	68000-6/BUA TS68000MEB/C6	M38510/54001BZX
8202102TX	04713 18324 50088	68000-8/BZAJC 68000-8/BTA TS68000MRB/C8	M38510/54002BTX

See footnotes at end of table.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
82021

REVISION LEVEL
E
30

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988-560-547

Military drawing part number 	Vendor CAGE number	Vendor similar part number 1/	Replacement military specification part number		
 8202102UC 	04713	68000-8/BYCJC			
 8202102XX 	04713	68000-8T/BUXJC			
8202102YX <u>2</u> /	04713 1 18324 1 50088	68000-8/BXAJC 68000-8/BXA TS68000MCB/C8	M38510/54002BYX		
8202102ZX 2/	04713 1 18324 1 50088	68000-8/BUXJC 68000-8/BUA TS68000MEB/C8	M38510/54002BZX		
8202103TX	04713 1 18324 1 50088	68000-10/BZAJC 68000-10/BTA TS68000MRB/C10	M38510/540038TX		
 8202103UC 	04713	68000-10/BYCJC			
 8202103XX 	04713	68000-10T/BUXJC			
 8202103YX 	04713 1 18324 1 50088	68000-10/BXAJC 68000-10/BXA TS68000MCB/C10	M38510/54003BYX		
8202103ZX	04713 18324 50088	68000-10/BUCJC 68000-10/BUA TS68000MEB/C10	M38510/54003BZX		
8202104TX	04713 50088	68000-12/BZAJC TS68000MRB/C12	M38510/54004BTX		
 8202104XX 	04713	68000-12T/BUXJC			
8202104YX	04713 50088	68000-12/BXAJC TS68000MCB/C12	M38510/54004BYX		
8202104ZX	04713 50088	 68000-12/BUXJC TS68000MEB/C12	M38510/54004BZX		

^{1/} Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

2/ Inactive for new design. Use applicable QPL-M38510 device.

STANDARDIZED MILITARY DRAWING	SIZE A	Δ		82021		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		_	REVISION LEVEL	E	SHEET	31

U. S. GOVERNMENT PRINTING OFFICE: 1988---550-547

Vendor CAGE
number

04713

Motorola Semiconductor
7402 South Price Road
Tempe, AZ 85283

18324

Signetics Corporation
4130 South Market Court
Sacramento, CA 95834

50088

SGS Thompson Components
P.O. Box 169
1310 Electronics Dr.
Carrollton, TX 75006

STANDARDIZED

MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

SIZE A 82021

REVISION LEVEL E 32

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1968--550-547

036112 _____