

82HS189 82HS189A 8K-Bit TTL Bipolar PROM

Product Specification

Bipolar Memory Products

DESCRIPTION

The 82HS189 is a programmable read only memory containing D-type, master-slave data registers. The 82HS189 contains 1024 words of 8 bits each. The unprogrammed state is with all outputs at a High level and can be selectively programmed to a Low level by following the Signetics Generic II programming method. The output structure is 3-State for ease in connection to bus-organized systems. The combination of on-chip registers and 3-State outputs will substantially reduce cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register.


All outputs will go into the third state or Hi-Z condition if the Asynchronous Chip Enable ($\overline{CS}$) is held High. The outputs are enabled when ($\overline{CS}$) is brought Low before the rising edge of the clock and ($\overline{CS}$) is held Low. The ($\overline{CS}$) flip-flop is designed to power-up in the third state or

Hi-Z condition with the application of V_{CC} .

The 82HS189 also features an initialize function, INIT. The initialize function provides the user with an extra word of programmable memory which is accessed with single-pin control by applying a Low on INIT. The initialize function is synchronous and is loaded into the Output Register on the next rising edge of the clock. The unprogrammed state of INIT is all ones.

Data is read from the PROM by first applying an address to inputs A_0 to A_9 . During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (Low-to-High transition) of the clock, the data is transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition, the Addresses and Synchronous Chip Enable can be removed and the output data will remain stable.


BLOCK DIAGRAM



FEATURES

- On-chip edge-triggered registers
- Asynchronous and Synchronous Enables for word expansion
- Programmable register with synchronous initialize function
- 24-pin 300mil-wide package
- Read cycle "Address setup plus clock to output delay"
 - N82HS189: 55ns max
 - N82HS189A: 45ns max
- Unprogrammed outputs are High level
- Outputs: 3-State

PIN CONFIGURATIONS



8K-Bit TTL Bipolar PROM (1024 × 8)

82HS189/82HS189A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	N82HS189 N • N82HS189A N
28-pin Plastic Leaded Chip Carrier 450mil-square	N82HS189 A • N82HS189A A

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _{IN}	Input voltage	+5.5	V _{DC}
V _O	Output voltage Off-State	+5.5	V _{DC}
T _A	Operating temperature range	0 to +75	°C
T _{STG}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS ^{1,2}	LIMITS			UNIT
			Min	Typ ⁵	Max	
Input voltage ²						
V _{IL} V _{IH} V _{IC}	Low High Clamp	I _{IN} = -18mA	2.0	-0.8	0.8 -1.2	V V
Output voltage ²						
V _{OL} V _{OH}	Low High	$\bar{G}, \bar{GS} = \text{Low}$ I _{OUT} = 16mA I _{OUT} = -2mA	2.4		0.5	V V
Input current ¹						
I _{IL} I _{IH}	Low High	V _{IN} = 0.45V V _{IN} = 5.25V			-250 40	μA μA
Output current ¹						
I _{oz} I _{os}	Hi-Z State Short circuit ³	$\bar{G} = \text{High}, V_{\text{OUT}} = 5.25\text{V}$ $\bar{G} = \text{High}, V_{\text{OUT}} = 0.5\text{V}$ $\bar{G}, \bar{GS} = \text{Low}, V_{\text{OUT}} = 0\text{V}$ High stored	-15		40 -40 -70	μA mA
Supply current ⁷						
I _{CC}		V _{CC} = 5.25V		125	175	mA
Capacitance						
C _{IN} C _{OUT}	Input Output	$\bar{G} = \text{High}, V_{\text{CC}} = 5.0\text{V}$ V _{IN} = 2.0V V _{OUT} = 2.0V		5 8		pF pF

Notes on following page.

8K-Bit TTL Bipolar PROM (1024 × 8)


82HS189/82HS189A

AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$, $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

SYMBOL	PARAMETER ⁴	TO	FROM	N82HS189			N82HS189A			UNIT
				Min	Typ ⁵	Max	Min	Typ	Max	
t_{CSA} t_{CHA}	Setup Hold	CLK	Address	35 0			30 0			ns
t_{OC}	Delay	Output	CLK		10	20	0		15	ns
t_{WC}	Width	H & L	CLK	20	10		15			ns
t_{CSGS} t_{CHGS}	Setup Hold	CLK	$\overline{GS}$	15 5			10 5			ns
t_{CSIN} t_{CHIN}	Setup Hold	CLK	INIT	25 0	8		20 0			ns
t_{OG}	Delay	Output	$\overline{G}$		11	25			20	ns
t_{OZC} ⁶	Delay	Output	CLK		16	25			20	ns
t_{OZG} ⁶	Delay	Output	$\overline{G}$		14	25			20	ns

NOTES:

1. Positive current is defined as into the terminal referenced.
2. All voltages with respect to network ground.
3. Duration of short circuit should not exceed 1 second.
4. Tested at an address cycle time of 1 μs .
5. Typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^\circ\text{C}$.
6. Measured at a delta of 0.5V from Logic Level with $R_1 = 750\Omega$, $R_2 = 750\Omega$ and $C_L = 5\text{pF}$.
7. Measured with all inputs grounded and all outputs open.

TEST LOAD CIRCUIT

8K-Bit TTL Bipolar PROM (1024 × 8)

82HS189/82HS189A

VOLTAGE WAVEFORMS

