XA-G3

FAMILY DESCRIPTION

The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for high-volume, low-cost applications.

The XA family provides an upward compatibility path for 80C51 users who need higher performance and 64k or more of program memory. Existing 80C51 code can also easily be translated to run on XA microcontrollers.

The performance of the XA architecture supports the comprehensive bit-oriented operations of the 80C51 while incorporating support for multi-tasking operating systems and high-level languages such as C. The speed of the XA architecture, at 10 to 100 times that of the 80C51, gives designers an easy path to truly high performance embedded control.

The XA architecture supports:

- Upward compatibility with the 80C51 architecture
- 16-bit fully static CPU with a 24-bit program and data address range
- Eight 16-bit CPU registers each capable of performing all arithmetic and logic operations as well as acting as memory pointers. Operations may also be performed directly to memory.
- Both 8-bit and 16-bit CPU registers, each capable of performing all arithmetic and logic operations.
- An enhanced instruction set that includes bit intensive logic operations and fast signed or unsigned 16 x 16 multiply and 32 / 16 divide

- Instruction set tailored for high level language support
- Multi-tasking and real-time executives that include up to 32 vectored interrupts, 16 software traps, segmented data memory, and banked registers to support context switching
- Low power operation, which is intrinsic to the XA architecture, includes power-down and idle modes.

More detailed information on the core is available in the XA User Guide.

SPECIFIC FEATURES OF THE XA-G3

- 20-bit address range, 1 megabyte each program and data space. (Note that the XA architecture supports up to 24 bit addresses.)
- 3.0V to 5.5V operation
- 32K bytes on-chip EPROM/ROM program memory
- 512 bytes of on-chip data RAM
- Three counter/timers with enhanced features (equivalent to 80C51 T0, T1, and T2)
- Watchdog timer
- Two enhanced UARTs
- Four 8-bit I/O ports with 4 programmable output configurations
- 44-pin PLCC and 44-pin LQFP packages

ORDERING INFORMATION

ROM	EPROM1	ï	TEMPERATURE RANGE °C AND PACKAGE	FREQ (MHz)	DRAWING NUMBER
P51XAG33GB BD	P51XAG37GB BD	OTP	0 to +70, Plastic Low Profile Quad Flat Pkg.	20	SOT389-1
	P51XAG37GB A	OTP	0 to +70, Plastic Leaded Chip Carrier	20	SOT187-2
	P51XAG37GB KA	U٧	0 to +70, Ceramic Leaded Chip Carrier	20	1472A
P51XAG33GF BD		ОТР	~40 to +85, Plastic Low Profile Quad Flat Pkg.	20	SOT389-1
	P51XAG37GF A	ОТР	-40 to +85, Plastic Leaded Chip Carrier	20	SOT187-2
10000000	P51XAG37GF KA	UV	-40 to +85, Ceramic Leaded Chip Carrier	20	1472A
P51XAG33.IB BD		ОТР	0 to +70, Plastic Low Profile Quad Flat Pkg.	25	SOT389-1
		ОТР	0 to +70, Plastic Leaded Chip Carrier	25	SOT187-2
1017010000071	<u> </u>	UV	0 to +70, Ceramic Leaded Chip Carrier	25	1472A
P51XAG33.IF BD		OTP	-40 to +85, Plastic Low Profile Quad Flat Pkg.	25	SOT389-1
		OTP	-40 to +85, Plastic Leaded Chip Carrier	25	SOT187-2
1317010000171		UV		25	1472A
P51YAG33KR RD		OTP		30	SOT389-1
		╀—		30	SOT187-2
FOIAAGOORDA				30	1472A
	P51XAG33GB BD P51XAG33GB A P51XAG33GF BD P51XAG33GF A P51XAG33JB BD P51XAG33JF BD P51XAG33JF BD P51XAG33JF A P51XAG33JF A	P51XAG33GB BD P51XAG37GB BD P51XAG33GB A P51XAG37GB A P51XAG37GB KA P51XAG33GF BD P51XAG37GF BD P51XAG33GF A P51XAG37GF A P51XAG33JB BD P51XAG37JB BD P51XAG33JB A P51XAG37JB A P51XAG33JF BD P51XAG37JF BD P51XAG33JF BD P51XAG37JF BD P51XAG33JF A P51XAG37JF A P51XAG33JF A P51XAG37JF A	P51XAG33GB BD P51XAG37GB BD OTP P51XAG33GB A P51XAG37GB A UV P51XAG33GF BD P51XAG37GF BD OTP P51XAG33GF A P51XAG37GF A OTP P51XAG33JB A P51XAG37JB A OTP P51XAG33JB A P51XAG37JB A OTP P51XAG33JF BD P51XAG37JB A UV P51XAG33JF BD P51XAG37JB A UV P51XAG33JF BD P51XAG37JF A OTP P51XAG33JF A P51XAG37JF A OTP P51XAG33JF A P51XAG37JF A OTP P51XAG33JF A P51XAG37JF A OTP P51XAG33KB BD P51XAG37KB BD OTP P51XAG33KB BD P51XAG37KB BD OTP	P51XAG33GB BD P51XAG37GB BD OTP 0 to +70, Plastic Low Profile Quad Flat Pkg. P51XAG33GB A P51XAG37GB A OTP 0 to +70, Plastic Leaded Chip Carrier P51XAG33GF BD P51XAG37GF BD OTP -40 to +85, Plastic Low Profile Quad Flat Pkg. P51XAG33GF A P51XAG37GF A OTP -40 to +85, Plastic Leaded Chip Carrier P51XAG33JB BD P51XAG37JB BD OTP 0 to +70, Plastic Low Profile Quad Flat Pkg. P51XAG33JB A P51XAG37JB A OTP 0 to +70, Plastic Low Profile Quad Flat Pkg. P51XAG33JF BD P51XAG37JB A UV 0 to +70, Plastic Leaded Chip Carrier P51XAG33JF BD P51XAG37JF BD OTP -40 to +85, Plastic Leaded Chip Carrier P51XAG33JF A P51XAG37JF BD OTP -40 to +85, Plastic Low Profile Quad Flat Pkg. P51XAG33JF A P51XAG37JF A OTP -40 to +85, Plastic Leaded Chip Carrier P51XAG33JF A P51XAG37JF KA UV -40 to +85, Plastic Leaded Chip Carrier P51XAG33KB BD P51XAG37KB BD OTP 0 to +70, Plastic Low Profile Quad Flat Pkg. P51XAG33KB A P51XAG37KB BD OTP 0 to +70, Plastic Low Profile Quad Flat Pkg.	P51XAG33GB BD P51XAG37GB BD OTP 0 to +70, Plastic Low Profile Quad Flat Pkg. 20 P51XAG33GB A P51XAG37GB A OTP 0 to +70, Plastic Leaded Chip Carrier 20 P51XAG33GB A P51XAG37GB KA UV 0 to +70, Ceramic Leaded Chip Carrier 20 P51XAG33GF BD P51XAG37GF BD OTP -40 to +85, Plastic Low Profile Quad Flat Pkg. 20 P51XAG33GF A P51XAG37GF KA UV -40 to +85, Plastic Leaded Chip Carrier 20 P51XAG33JB BD P51XAG37JB BD OTP 0 to +70, Plastic Low Profile Quad Flat Pkg. 25 P51XAG33JB A P51XAG37JB A OTP 0 to +70, Plastic Leaded Chip Carrier 25 P51XAG33JF BD P51XAG37JF BD OTP -40 to +85, Plastic Leaded Chip Carrier 25 P51XAG33JF BD P51XAG37JF BD OTP -40 to +85, Plastic Low Profile Quad Flat Pkg. 25 P51XAG33JF A P51XAG37JF A OTP -40 to +85, Plastic Leaded Chip Carrier 25 P51XAG33JF A P51XAG37JF A OTP -40 to +85, Plastic Leaded Chip Carrier 25 P51XAG33JF BD P51XAG37JF A OTP -40 to +85, Plastic Leaded Chip Carrier 25 P51XAG33KB BD P51XAG37KB BD OTP 0 to +70, Plastic Leaded Chip Carrier 25 P51XAG33KB BD P51XAG37KB BD OTP 0 to +70, Plastic Low Profile Quad Flat Pkg. 30 P51XAG33KB A P51XAG37KB BD OTP 0 to +70, Plastic Leaded Chip Carrier 30


NOTE:

1. OTP = One Time Programmable EPROM. UV = Erasable EPROM.


XA-G3

PIN CONFIGURATIONS


44-Pin PLCC Package




44-Pin LQFP Package



LOGIC SYMBOL



BLOCK DIAGRAM



PIN DESCRIPTIONS

	PIN.	NO.			
MNEMONIC	LCC	LQFP	TYPE		NAME AND FUNCTION
V _{SS}	1, 22	16	1	Ground: 0V reference).
V _{DD}	23, 44	17	l	Power Supply: This is	s the power supply voltage for normal, idle, and power down operation.
P0.0 - P0.7	43-36	37-30	I/O	written to them and ar port 0 pins as inputs a configured independe Characteristics for det When the external pro byte and address lines	ogram/data bus is used, Port 0 becomes the multiplexed low data/instruction is 4 through 11. e code bytes during program verification and receives code bytes during
P1.0 - P1.7	2-9	40-44, 1-3	I/O	written to them and ar port 1 pins as inputs a configured independe Characteristics for de	bit I/O port with a user-configurable output type. Port 1 latches have 1s e configured in the quasi-bidirectional mode during reset. The operation of and outputs depends upon the port configuration selected. Each port pin is intly. Refer to the section on I/O port configuration and the DC Electrical tails. pecial functions as described below.
	2	40	0	AO/WRH: A	address bit 0 of the external address bus when the external data bus is onfigured for an 8 bit width. When the external data bus is configured for a 16 it width, this pin becomes the high byte write strobe.
i	3	41	0	A1: A	Address bit 1 of the external address bus.
	4	42	0	A2: A	Address bit 2 of the external address bus.
	5	43	0		Address bit 3 of the external address bus. various special functions as described below.
	i .			<u>.</u>	Receiver input for serial port 1.
	6 7	44	0	1 ' '	Transmitter output for serial port 1.
	1	1	_	, , ,	Tansmitter output for serial port 1. Timer/counter 2 external count input/clockout.
	8	2	!	()	imer/counter 2 external count input/clockout. Timer/counter 2 reload/capture/direction control
	9	3	<u> </u>	` '	
P2.0 - P2.7	24-31	18-25	I/O	written to them and a port 2 pins as inputs a configured independent Characteristics for de	
				data/instruction byte a	gram/data bus is used in 16-bit mode, Port 2 becomes the multiplexed high nd address lines 12 through 19. When the external program/data bus is used in er of address lines that appear on port 2 is user programmable.
				Port 2 also receives t	he low-order address byte during program memory verification.
P3.0 - P3.7	11, 13-19	5, 7-13	I/O	written to them and a port 3 pins as inputs	I-bit I/O port with a user configurable output type. Port 3 latches have 1s are configured in the quasi-bidirectional mode during reset, the operation of and outputs depends upon the port configuration selected. Each port pin is ently. Refer to the section on I/O port configuration and the DC Electrical etails.
	1	1	1	Port 3 pins receive th	e high order address bits during EPROM programming and verification.
		1		Port 3 also provides	various special functions as described below.
	11	5	1	RxD0 (P3.0):	Receiver input for serial port 0.
	13	7	0	TxD0 (P3.1):	Transmitter output for serial port 0.
	14	8	1	INTO (P3.2):	External interrupt 0 input.
	15	9	1 1	INT1 (P3.3):	External interrupt 1 input.
	1 '	•		I TO (DO 4).	Timer 0 external input, or timer 0 overflow output.
	16	10	1/0	T0 (P3.4):	• •
	1	10 11	1/0	T1/BUSW (P3.5)	
	16			1	: Timer 1 external input, or timer 1 overflow output. The value on this pin is latched as the external reset input is released and defines the default

	PIN	NO.	TYPE	NAME AND FUNCTION
MNEMONIC	LCC	LQFP	'TPE	
RST	10	4	ı	Reset: A low on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor to begin execution at the address contained in the reset vector. Refer to the section on Reset for details.
ALE/PROG	33	27	I/O	Address Latch Enable/Program Pulse: A high output on the ALE pin signals external circuitry to latch the address portion of the multiplexed address/data bus. A pulse on ALE occurs only when it is needed in order to process a bus cycle. During EPROM programming, this pin is used as the program pulse input.
PSEN	32	26	0	Program Store Enable: The read strobe for external program memory. When the microcontroller accesses external program memory, PSEN is driven low in order to enable memory devices. PSEN is only active when external code accesses are performed.
EĀ/WAIT/ Vpp	35	29	l	External Access/Walt/Programming Supply Voltage: The EA input determines whether the internal program memory of the microcontroller is used for code execution. The value on the EA pin is latched as the external reset input is released and applies during later execution. When latched as a 0, external program memory is used exclusively, when latched as a 1, internal program memory will be used up to its limit, and external program memory used above that point. After reset is released, this pin takes on the function of bus Wait input. If Wait is asserted high during any external bus access, that cycle will be extended until Wait is released. During EPROM programming, this pin is also the programming supply voltage input.
XTAL1	21	15	1	Crystal 1: Input to the inverting amplifier used in the oscillator circuit and input to the internal clock generator circuits.
XTAL2	20	14	0	Crystal 2: Output from the oscillator amplifier.

SPECIAL FUNCTION REGISTERS

NAME	L FUNCTION REGISTERS DESCRIPTION	SFR ADDRESS	MSB		BIT FUN	CTIONS A	ND ADD	RESSES		LSB	RESET VALUE
			MOD		<u></u>						
BCR	Bus configuration register	46A	_ 1			WAITD	BUSD	BC2	BC1	BC0	Note 1
	Bus timing register high byte	469	DW1	DW0	DWA1	DWA0	DR1	DR0	DRA1	DRA0	FF
STRH	1	468	WM1	WM0	ALEW		CR1	CR0	CRA1	CRA0	EF
BTRL	Bus timing register low byte	~~				<u> </u>	<u> </u>				1
cs	Code segment	443									00
DS	Data segment	441]								00
ES	Extra segment	442	33F	33E	33D	33C	33B	33A	339	338	"
IT1 1*	Interrupt enable high byte	427			Π	<u> </u>	ETI1	ERI1	ETI0	ERI0	00
EH*	interrupt enable high byte		337	336	335	334	333	332	331	330	
IEL*	Interrupt enable low byte	426	EA			ET2	ET1	EX1	ET0	EX0	00
					DTA			T	PX0		┨ 。。
IPA0	Interrupt priority 0	4A0			PT0			-	PX1		1
IPA1	Interrupt priority 1	4A1			PT1		<u> </u>	<u> </u>			┨ ॢ
IPA2	Interrupt priority 2	4A2		<u> </u>				ļ	PT2		-
IPA4	Interrupt priority 4	4A4	_		PTI0		<u> </u>	<u> </u>	PRI0		00
IPA5	Interrupt priority 5	4A5	<u> </u>		PTI1			<u> </u>	PRI1		J 00
			387	386	385	384	383	382	381	380	4
P0*	Port 0	430	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FF
. •			38F	38E	38D	38C	38B	38A	389	388	4
P1*	Port 1	431	T2EX	T2	TxD1	RxD1	A3	A2	A1	WRH	→ Ff
		1	397	396	395	394	393	392	391	390	4
P2*	Port 2	432	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	Ff

XA-G3

NAME	DESCRIPTION	SFR ADDRESS	MSB		BIT FUI	NCTIONS	AND AD	BIT FUNCTIONS AND ADDRESSES MSB LSB									
			39F	39E	39D	39C	39B	39A	399	398	VALU						
P3*	Port 3	433	RD	WR	T1	TO	INT1	INT0	TxD0	RxD0	FF						
P0CFGA	Port 0 configuration A	470		T	T^{-}	T		т —	т—		Note:						
P1CFGA	Port 1 configuration A	471			 		+		 	 	4						
P2CFGA	Port 2 configuration A	472		1	 	 	+	+	+	+	Note:						
P3CFGA	Port 3 configuration A	473			 	 	 -	+	+		4						
P0CFGB	Port 0 configuration B	4F0			 	 	 	+	╁	 	Note						
P1CFGB	Port 1 configuration B	4F1		1		 	+	+	+	 	Note:						
P2CFGB	Port 2 configuration B	4F2		+	†	+		 	╃	+	Note:						
P3CFGB	Port 3 configuration B	4F3		 	 	 	 	 	+	 	Note 5						
			227	226	225	224	223	000			Note 5						
PCON*	Power control register	404		T _	T =		723	222 T	221	220							
			20F	20E	20D	20C	Ц		PD	IDL	00						
PSWH*	Program status word (high byte)	401	SM	TM	RS1	I RS0	20B	20A	209	208							
	(ing., syllo)		207	206	205		IM3	IM2	IM1	IM0	Note 2						
PSWL*	Program status word (low byte)	400	C	AC	ZU3	204	203	202	201	200							
	in a final pitcy	400	217					V	N	Z	Note 2						
PSW51*	80C51 compatible PSW	402		216	215	214	213	212	211	210							
	COCOT COMPANDIE F344	402	С	AC	F0	RS1	RS0	<u> </u>	F1	Р	Note 3						
RTH0	Timer 0 extended reload, high byte	455									00						
RTH1	Timer 1 extended reload, high byte	457									00						
RTLO	Timer 0 extended reload, low byte	454									00						
ATL1	Timer 1 extended reload, low byte	456									00						
20001#			307	306	305	304	303	302	301	300							
SOCON*	Serial port 0 control register	420	SM0_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	00						
			30F	30E	30D	30C	30B	30A	309	308							
SOSTAT*	Serial port 0 extended status	421					FE0	BR0	OE0	STINTO	00						
SOBUF SOADDR	Serial port 0 buffer register	460									x						
SOADEN	Serial port 0 address register Serial port 0 address enable	461 462									00						
	register	402									00						
1		Ì	327	326	325	324	323	322	321	320							
1CON*	Serial port 1 control register	424	SM0_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1	00						
		ļ	32F	32E	32D	32C	32B	32A	329	328	00						
1STAT*	Serial port 1 extended status	425			_		FE1	BR1	OE1	STINT1	00						
1BUF	Serial port 1 buffer register	464		<u> </u>				Ditt	OLI	STINIT	00						
1ADDR	Serial port 1 address register	465									х 00						
1ADEN	Serial port 1 address enable register	466								j	00						
CR	System configuration register	440	_			_	PT1	РТ0	СМ	PZ	00						
		[21F	21E	21D	21C	21B	21A	219	218	-						
SEL*	Segment selection register	403	ESWEN	R6SEG	R5SEG	R4SEG	R3SEG	R2SEG	R1SEG	ROSEG	00						
WE	Software Interrupt Enable	47A		SWE7	SWE6	SWE5	SWE4	SWE3	SWE2	SWE1							

		SFR			BIT FUN	CTIONS A	AND ADD	RESSES			RESET
NAME	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
			357	356	355	354	353	352	351	350	
SWR*	Software Interrupt Request	42A		SWR7	SWR6	SWR5	SWR4	SWR3	SWR2	SWR1	00
			2C7	2C6	2C5	2C4	2C3	2C2	2C1	2C0	
T2CON*	Timer 2 control register	418	TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	C/T2	CP/RL2	00
	-		2CF	2CE	2CD	2CC	2CB	2CA	2C9	2C8	
T2MOD*	Timer 2 mode control	419	_	<u> </u>	RCLK1	TCLK1	_	_	T2OE	DCEN	00
TH2	Timer 2 high byte	459									00
TL2	Timer 2 low byte	458									00
T2CAPH	Timer 2 capture register, high byte	45B									00
T2CAPL	Timer 2 capture register, low byte	45A									00
			287	286	285	284	283	282	281	280	
TCON*	Timer 0 and 1 control register	410	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00
TH0	Timer 0 high byte	451									00
TH1	Timer 1 high byte	453									00
TL0	Timer 0 low byte	450	l								00
TL1	Timer 1 low byte	452									00
TMOD	Timer 0 and 1 mode control	45C	GATE	С/Т	M1	MO	GATE	C/T	M1	MO	00
		1	28F	28E	28D	28C	28B	28A	289	288	}
TSTAT*	Timer 0 and 1 extended status	411		I —	_	Γ-	I	T10E	_	T0OE	00
l			2FF	2FE	2FD	2FC	2FB	2FA	2F9	2F8]
WDCON*	Watchdog control register	41F	PRE2	PRE1	PRE0	_		WDRUN	WDTOF		Note 6
WDL	Watchdog timer reload	45F							-		00
WFEED1	Watchdog feed 1	45D									х
WFEED2	Watchdog feed 2	45E	<u></u>	<u></u>							X

NOTES:

SFRs are bit addressable.

1. At reset, the BCR register is loaded with the binary value 0000 0a11, where "a" is the value on the BUSW pin. This defaults the address bus size to 20 bits since the XA-G3 has only 20 address lines.

2. SFR is loaded from the reset vector.

3. All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.

4. Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other purposes in future XA derivatives. The reset value shown for these bits is 0.

5. Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the condition found on the EA pin. Thus all PnCFGA registers will contain FF and PnCFGB registers will contain 00. When the XA begins execution using external code memory, the default configuration for pins that are associated with the external bus will be push-pull. The PnCFGA and PnCFGB register contents will reflect this difference.

6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.

XA-G3 TIMER/COUNTERS

The XA has two standard 16-bit enhanced Timer/Counters: Timer 0 and Timer 1. Additionally, it has a third 16-bit Up/Down timer/counter, T2. A central timing generator in the XA core provides the time-base for all XA Timers and Counters. The timer/event counters can perform the following functions:

- Measure time intervals and pulse duration
- Count external events
- Generate interrupt requests
- Generate PWM or timed output waveforms

All of the XA-G3 timer/counters (Timer 0, Timer 1 and Timer 2) can be independently programmed to operate either as timers or event counters via the C/T bit in the TnCON register. These timers may be dynamically read during program execution.

The base clock rate of all of the XA-G3 timers is user programmable. This applies to timers T0, T1, and T2 when running in timer mode (as opposed to counter mode), and the watchdog timer. The clock driving the timers is called TCLK and is determined by the setting of two bits (PT1, PT0) in the System Configuration Register (SCR). The frequency of TCLK may be selected to be the oscillator input divided by 4 (Osc/4), the oscillator input divided by 16 (Osc/16), or the oscillator input divided by 64 (Osc/64). This gives a range of possibilities for the XA timer functions, including

baud rate generation, Timer 2 capture. Note that this single rate setting applies to all of the timers.

When timers T0, T1, or T2 are used in the counter mode, the register will increment whenever a falling edge (high to low transition) is detected on the external input pin corresponding to the timer clock. These inputs are sampled once every 2 oscillator cycles, so it can take as many as 4 oscillator cycles to detect a transition. Thus the maximum count rate that can be supported is Osc/4. The duty cycle of the timer clock inputs is not important, but any high or low state on the timer clock input pins must be present for 2 oscillator cycles before it is guaranteed to be "seen" by the timer logic.

Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the special function register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in the TMOD register. Timer modes 1, 2, and 3 in XA are kept identical to the 80C51 timer modes for code compatibility. Only the mode 0 is replaced in the XA by a more powerful 16-bit auto-reload mode. This will give the XA timers a much larger range when used as time bases.

The recommended M1, M0 settings for the different modes are shown in Figure 2.

SCR A	ddress:440	MSB							LSB		
Not Bit Address Reset Value: 00			_		_	PT1	PT0	СМ	PZ		
PT1	PT0	OPERATING	ì								
		Prescaler se	lection.								
0	0	Osc/4									
0	1	Osc/16									
1	0	Osc/64									
1	1	Reserved									
СМ		Compatibility XA register fi addressing s	ile must	copy th	he XA to ne 80C5	o execute 1 mappi	most tra	inslated 8 i memory	0C51 code and mimic	on the XA. The the 80C51 indirect	
PZ		Page Zero m and speeds	ode for up exec	ces all pution b	program ut limits	and dat memory	a address access to	ses to 16-l 5 64k.	bits only. T	his saves stack space	SUO

Figure 1. System Configuration Register (SCR)




Figure 2. Timer/Counter Mode Control (TMOD) Register

New Enhanced Mode 0

For timers T0 or T1 the 13-bit count mode on the 80C51 (current Mode 0) has been replaced in the XA with a 16-bit auto-reload mode. Four additional 8-bit data registers (two per timer: RTHn and RTLn) are created to hold the auto-reload values. In this mode, the TH overflow will set the TF flag in the TCON register and cause both the TL and TH counters to be loaded from the RTL and RTH registers respectively.

These new SFRs will also be used to hold the TL reload data in the 8-bit auto-reload mode (Mode 2) instead of TH.

The overflow rate for Timer 0 or Timer 1 in Mode 0 may be calculated as follows:

Timer_Rate = Osc / (N * (65536 - Timer_Reload__Value)) where N = the TCLK prescaler value: 4, 16, or 64.

Mode 1

Mode 1 is the 16-bit non-auto reload mode.

Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of RTLn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer/Counter 0.

The overflow rate for Timer 0 or Timer 1 in Mode 2 may be calculated as follows:

Timer_Rate = Osc / (N * (256 - Timer_Reload_Value))
where N = the TCLK prescaler value: 4, 16, or 64.

Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0, and TF0. TH0 is locked into a timer function and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.

TCON Addi	ress:410	MSB							LSB	LSB				
Bit Addressable Reset Value: 00H		TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0					
ВП	SYMBOL	FUNCTION												
TCON.7	TF1	Timer 1 overflo Cleared by har	w flag. Se dware wh	t by hardv en proces	vare on Tir sor vector	mer/Coun s to intern	ter overflo upt routine	w. e, or by ck	earing the	bit in softwa	are.			
TCON.6	TR1	Timer 1 Run co	introl bit. S	Set/cleare	d by softw	are to turi	n Timer/Co	ounter on/	off.					
TCON.5	TF0	Timer 0 overflo Cleared by har	w flag. Se dware wh	t by hardv en proces	vare on Ti sor vector	mer/Coun s to interr	ter overflo upt routine	ow. e, or by cl	earing the	bit in softwa	are.			
TCON.4	TR0	Timer 0 Run co	entrol bit. S	Set/cleare	d by softw	are to tur	n Timer/C	ounter on	off.					
TCON.3	IE1	Interrupt 1 Edg Cleared when				external i	nterrupt e	dge detec	ted.					
TCON.2	IT1	Interrupt 1 type external interru		it. Set/clea	ered by so	ftware to	specify fal	lling edge	/low level t	riggered				
TCON.1	IE0	Interrupt 0 Edg Cleared when				external i	interrupt e	dge detec	cted.					
TCON.0	IT0	Interrupt 0 Typ triggered exter			ared by s	oftware to	specify fa	ılling edge	e/low level		SU0060			

Figure 3. Timer/Counter Control (TCON) Register

XA-G3

	ss:418	MSB							LSB	
Bit Addressable Reset Value: 00H		TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	С/Т2	CP/RL2	
віт	SYMBOL	FUNCTION								
T2CON.7	TF2	Timer 2 overflow TF2 will not be s	flag. Set l	by hardwa	re on Tim	er/Counter	r overflow	. Must be	cleared by	software.
T2CON.6	EXF2	Timer 2 external	flag is set	when a ca	apture or i	eload occ	ure due to	n a naanti	ve transitio enabled. E	on on T2EX (and EXF2 is cleared by
T2CON.5	RCLK0	Receive Clock F	ceive Clock Flag.							
T2CON.4	TCLK0	Transmit Clock F UART0 instead of	lag. RCLM	(0 and TC	LK0 are u	sed to sek	ect Timer	2 overflo	w rate as a	clock source for
T2CON.3	EXEN2	Timer 2 external	enable bit	allows a d	apture or	reload to	occur due	to a noa	ativo tranci	tion on TOEV
T2CON.2	TR2	Start=1/Stop=0 o	ontrol for	Timer 2		roload to	oocai due	to a neg	alive Iransi	MON UN 12EX.
T2CON.1	C/T2	Timer or counter 0=Internal timer 1=External even	select.		e triagere	d)				
T2CON.0	CP/RL2	Capture/Reload if CP/RL2 & EXE	lag. N2=1 cap EN2=1 au	tures will o	occur on n	egative tra	mer 2 nva	riflowe or	negative tr	ansitions at T2EX.
										SU00606.

Figure 4. Timer/Counter 2 Control (T2CON) Register

New Timer-Overflow Toggle Output

In the XA, the timer module now has two outputs, which toggle on overflow from the individual timers. The same device pins that are used for the T0 and T1 count inputs are also used for the new overflow outputs. An SFR bit (TnOE in the TSTAT register) is associated with each counter and indicates whether Port-SFR data or the overflow signal is output to the pin. These outputs could be used in applications for generating variable duty cycle PWM outputs (changing the auto-reload register values). Also variable frequency (Osc/8 to Osc/8,388,608) outputs could be achieved by adjusting the prescaler along with the auto-reload register values. With a 30.0MHz oscillator, this range would be 3.58Hz to 3.75MHz.

Timer T2

Timer 2 in the XA is a 16-bit Timer/Counter which can operate as either a timer or as an event counter. This is selected by C/T2 in the special function register T2CON. Upon timer T2 overflow/underflow, the TF2 flag is set, which may be used to generate an interrupt. It can be operated in one of three operating modes: auto-reload (up or down counting), capture, or as the baud rate generator (for either or both UARTs via SFRs T2MOD and T2CON). These modes are shown in Table 1.

Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then timer 2 is a 16-bit timer or counter, which upon overflowing sets bit TF2, the timer 2 overflow bit. This will cause an interrupt when the timer 2 interrupt is enabled.

If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. This will cause an interrupt in the same fashion as TF2 when the Timer 2 interrupt is enabled. The capture mode is illustrated in Figure 7.

Auto-Reload Mode (Up or Down Counter)

In the auto-reload mode, the timer registers are loaded with the 16-bit value in T2CAPH and T2CAPL when the count overflows. T2CAPH and T2CAPL are initialized by software. If the EXEN2 bit in T2CON is set, the timer registers will also be reloaded and the EXF2 flag set when a 1-to-0 transition occurs at input T2EX. The auto-reload mode is shown in Figure 8.

In this mode, Timer 2 can be configured to count up or down. This is done by setting or clearing the bit DCEN (Down Counter Enable) in the T2MOD special function register (see Table 1). The T2EX pin then controls the count direction. When T2EX is high, the count is in the up direction, when T2EX is low, the count is in the down direction.

Figure 8 shows Timer 2, which will count up automatically, since DCEN = 0. In this mode there are two options selected by bit EXEN2 in the T2CON register. If EXEN2 = 0, then Timer 2 counts

up to FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in T2CAPL and T2CAPH, whose values are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. If enabled, either TF2 or EXF2 bit can generate the Timer 2 interrupt.

In Figure 9, the DCEN = 1; this enables the Timer 2 to count up or down. In this mode, the logic level of T2EX pin controls the direction of count. When a logic '1' is applied at pin T2EX, the Timer 2 will count up. The Timer 2 will overflow at FFFFH and set the TF2 flag, which can then generate an interrupt if enabled. This timer overflow, also causes the 16-bit value in T2CAPL and T2CAPH to be reloaded into the timer registers TL2 and TH2, respectively.

A logic '0' at pin T2EX causes Timer 2 to count down. When counting down, the timer value is compared to the 16-bit value contained in T2CAPH and T2CAPL. When the value is equal, the timer register is loaded with FFFF hex. The underflow also sets the TF2 flag, which can gnerate an interrupt if enabled.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution, if needed, the EXF2 flag does not generate an interrupt in this mode. As the baud rate generator, timer T2 is incremented by TCLK.

Baud Rate Generator Mode

By setting the TCLKn and/or RCLKn in T2CON or T2MOD, the Timer 2 can be chosen as the baud rate generator for either or both UARTs. The baud rates for transmit and receive can be simultaneously different.

Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.6. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed (1) to input the external clock for Timer/Counter 2 or (2) to output a 50% duty cycle clock ranging from 3.58MHz to 3.75MHz at a 30MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (TCAP2H, TCAP2L) as shown in this equation:

$$\frac{\text{TCLK}}{2 \times (65536 - \text{TCAP2H}, \text{TCAP2L})}$$

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

Table 1. Timer 2 Operating Modes

TR2	CP/RL2	RCLK+TCLK	DCEN	MODE
0	Х	Х	Х	Timer off (stopped)
1	0	0	0	16-bit auto-reload, counting up
1	0	0	1	16-bit auto-reload, counting up or down depending on T2EX pin
1	1	0	Х	16-bit capture
1	Х	1	Х	Baud rate generator

TSTAT Addr Bit Addressable	ess:411	MSB						LSB		
Reset Value: 00H			_		_	T1OE	_	TOOE		
ВП	SYMBOL	FUNCTION								
TSTAT.2	T1OE	When 0, this bit allow When 1, T1 acts as a	s the T1 pin t n output and	o clock Ti toggles at	mer 1 whe every Tin	en in the co ner 1 overl	ounter mo flow.	xde.		
TSTAT.0 TOOE		When 0, this bit allows the T0 pin to clock Timer 0 when in the counter mode. When 1, T0 acts as an output and toggles at every Timer 0 overflow.								
			ouput and	.099,00 11					SU00612E	

Figure 5. Timer 0 And 1 Extended Status (TSTAT)




Figure 6. Timer 2 Mode Control (T2MOD)




Figure 7. Timer 2 in Capture Mode

XA-G3




Figure 8. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 9. Timer 2 Auto Reload Mode (DCEN = 1)

WATCHDOG TIMER

The watchdog timer subsystem protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. It is important to note that the XA-G3 watchdog timer is running after any type of reset and must be turned off by user software if the application does not use the watchdog function.

Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the TCLK source that also drives timers 0, 1, and 2. The watchdog timer subsystem consists of a programmable 13-bit prescaler, and an 8-bit main timer. The main timer is clocked (decremented) by a tap taken from one of the top 8-bits of the prescaler as shown in Figure 10. The clock source for the prescaler is the same as TCLK (same as the clock source for the timers). Thus the main counter can be clocked as often as once every 64 TCLKs (see Table 2). The watchdog generates an underflow signal (and is autoloaded from WDL) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits wide and the autoload value can range from 0 to FFH. (The autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions :tosc is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, P is the prescaler value from Table 2, t_{MIN} is the minimum watchdog time-out value (when the autoload value is 0), t_{MAX} is the maximum time-out value (when the autoload value is FFH), tD is the design time-out value.

$$t_{MIN} = t_{OSC} \times 4 \times 32 \text{ (W = 0, N = 4)}$$

 $t_{MAX} = t_{OSC} \times 64 \times 4096 \times 256 \text{ (W = 255, N = 64)}$
 $t_{D} = t_{OSC} \times N \times P \times \text{ (W + 1)}$

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No intervening SFR accesses are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate watchdog reset will occur. The program sequence to feed the watchdog timer or cause new WDCON settings to take effect is as follows:

; disable global interrupts. dr wfeed1,#A5h ; do watchdog feed part 1 mov.b wfeed2,#5Ah ; do watchdog feed part 2 mov.b ; re-enable global interrupts. setb

This sequence assumes that the XA interrupt system is enabled and there is a possibility of an interrupt request occurring during the feed sequence. If an interrupt was allowed to be serviced and the service routine contained any SFR access, it would trigger a watchdog reset. If it is known that no interrupt could occur during the feed sequence, the instructions to disable and re-enable interrupts may be removed.

The software must be written so that a feed operation takes place every to seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine

To turn the watchdog timer completely off, the following code sequence should be used:

mov.b	wdcon,#0	; set WD control register to clear WDRUN.
mov.b	wfeed1,#5Ah	; do watchdog feed part 1
mov.b	wfeed2.#A5h	: do watchdog feed part 2

This sequence assumes that the watchdog timer is being turned off at the beginning of initialization code and that the XA interrupt system has not yet been enabled. If the watchdog timer is to be turned off at a point when interrupts may be enabled, instructions to disable and re-enable interrupts should be added to this sequence.

Watchdog Control Register (WDCON)

The reset values of the WDCON and WDL registers will be such that the watchdog timer has a timeout period of $4 \times 8192 \times t_{OSC}$ and the watchdog is running. WDCON can be written by software but the changes only take effect after executing a valid watchdog feed sequence.

Table 2. Prescaler Select Values in WDCON

PRE2	PRE1	PRE0	DIVISOR
0	0	0	32
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	512
1	0	1	1024
1	1	0	2048
1	1	1	4096

Watchdog Detailed Operation

When external RESET is applied, the following takes place:

- Watchdog run control bit set to ON (1).
- Autoload register WDL set to 00 (min. count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- Prescaler tap set to the highest divide.
- Autoload takes place.

When coming out of a hardware reset, the software should load the autoload register and then feed the watchdog (cause an autoload).

If the watchdog is running and happens to underflow at the time the external RESET is applied, the watchdog time-out flag will be cleared.

XA-G3




Figure 10. Watchdog Timer in XA-G3

When the watchdog underflows, the following action takes place (see Figure 10):

- Autoload takes place.
- Watchdog time-out flag is set
- Watchdog run bit unchanged.
- Autoload (WDL) register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will be loaded from the reset vector as in the case of an internal reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

WDCON Register Bit Definitions

	· B · - · · · · · · · ·	
WDCON.7	PRE2	Prescaler Select 2, reset to 1
WDCON.6	PRE1	Prescaler Select 1, reset to 1
WDCON.5	PRE0	Prescaler Select 0, reset to 1
WDCON.4	_	
WDCON.3	_	
WDCON.2	WDRUN	Watchdog Run Control bit, reset to 1
WDCON.1	WDTOF	Timeout flag
WDCON.0		-

UARTS

The XA-G3 includes 2 UART ports that are compatible with the enhanced UART used on the 8xC51FB. Baud rate selection is somewhat different due to the clocking scheme used for the XA timers.

Some other enhancements have been made to UART operation. The first is that there are separate interrupt vectors for each UART's transmit and receive functions. The second is double-buffering of the transmit register to allow time for interrupt processing without introducing inter-character gaps when tightly transmitted characters are required in the application. A break detect function has been added to the UART. This operates independently of the UART itself and provides a start-of-break status bit that the program may test. Finally, an Overrun Error flag has been added to detect missed characters in the received data stream.

Each UART rate is determined by either a fixed division of the oscillator (in UART modes 0 and 2) or by the timer 1 or timer 2 overflow rate (in UART modes 1 and 3).

Timer 1 defaults to clock both UART0 and UART1. Timer 2 can be programmed to clock either UART0 through T2CON (via bits R0CLK and T0CLK) or UART1 through T2MOD (via bits R1CLK and T1CLK). In this case, the UART not clocked by T2 could use T1 as the clock source.

The serial port receive and transmit registers are both accessed at Special Function Register SnBUF. Writing to SnBUF loads the transmit register, and reading SnBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial I/O expansion mode. Serial data enters and exits through RxDn. TxDn outputs the shift clock. 8 bits are transmitted/received (LSB first). (The baud rate is fixed at 1/16 the oscillator frequency.)

Mode 1: Standard 8-bit UART mode. 10 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SnCON. The baud rate is variable.

Mode 2: Fixed rate 9-bit UART mode. 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8_n in SnCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8_n. On receive, the 9th data bit goes into RB8_n in Special Function Register SnCON, while the stop bit is ignored. The baud rate is programmable to 1/32 of the oscillator frequency.

Mode 3: Standard 9-bit UART mode. 11 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SnBUF as a destination register. Reception is initiated in Mode 0 by the condition $RI_n = 0$ and $REN_n = 1$. Reception is initiated in the other modes by the incoming start bit if $REN_n = 1$.

XA-G3

Serial Port Control Register

The serial port control and status register is the Special Function Register SnCON, shown in Figure 12. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8_n and RB8_n), and the serial port interrupt bits (TI_n and RI n).

CLOCKING SCHEME/BAUD RATE GENERATION

The XA UARTS clock rates are determined by either a fixed division (modes 0 and 2) of the oscillator clock or by the Timer 1 or Timer 2 overflow rate (modes 1 and 3).

The clock for the UARTs in XA runs at 16x the Baud rate. If the timers are used as the source for Baud Clock, since maximum speed of timers/Baud Clock is Osc/4, the maximum baud rate is timer overflow divided by 16 i.e. Osc/64.

In Mode 0, it is fixed at Osc/16. In Mode 2, however, the fixed rate is Osc/32.

Pre-scaler for all Timers T0,1,2 controlled by PT1, PT0 bits in SCR	00	Osc/4
	01	Osc/16
	10	Osc/64
	11	reserved

Baud Rate for UART Mode 0:

Baud Rate = Osc/16

Baud Rate calculation for UART Mode 1 and 3:

Baud_Rate = Timer_Rate/16

Timer_Rate = Osc/(N*(Timer_Range-Timer_Reload Value))

where N = the TCLK prescaler value: 4, 16, or 64. and Timer_Range = 256 for timer 1 in mode 2.

> 65536 for timer 1 in mode 0 and timer 2 in count up mode.

The timer reload value may be calculated as follows:

Timer_Reload_Value = Timer_Range-(Osc/(Baud_Rate*N*16))

NOTES:

- 1. The maximum baud rate for a UART in mode 1 or 3 is Osc/64.
- 2. The lowest possible baud rate (for a given oscillator frequency and N value) may be found by using a timer reload value of 0.
- 3. The timer reload value may never be larger than the timer range.
- 4. If a timer reload value calculation gives a negative or fractional result, the baud rate requested is not possible at the given oscillator frequency and N value.

Baud Rate for UART Mode 2:

Baud_Rate = Osc/32

Using Timer 2 to Generate Baud Rates

Timer T2 is a 16-bit up/down counter in XA. As a baud rate generator, timer 2 is selected as a clock source for either/both UART0 and UART1 transmitters and/or receivers by setting TCLKn and/or RCLKn in T2CON and T2MOD. As the baud rate generator, T2 is incremented as Osc/N where N = 4, 16 or 64 depending on TCLK as programmed in the SCR bits PT1, and PTO. So, if T2 is the source of one UART, the other UART could be clocked by either T1 overflow or fixed clock, and the UARTs could run independently with different baud rates.

T2CON	bit5	bit4
0x418	x418 RCLK0	TCLK0
T2MOD	bit5	bit4
0x419	RCLK1	TCLK1

SCR	bit3	bit2	
0x440	 PT1	PT0	




Figure 11. Serial Port Extended Status (SnSTAT) Register (See also Figure 13 regarding Framing Error flag)

INTERRUPT SCHEME

There are separate interrupt vectors for each UART's transmit and receive functions.

Table 3. Vector Locations for UARTs in XA

Vector Address	Interrupt Source	Arbitration
A0H - A3H	UART 0 Receiver	7
A4H - A7H	UART 0 Transmitter	8
A8H - ABH	UART 1 Receiver	9
ACH - AFH	UART 1 Transmitter	10

NOTE:

The transmit and receive vectors could contain the same ISR address to work like a 8051 interrupt scheme

Error Handling, Status Flags and Break Detect

The UARTs in XA has the following error flags; see Figure 11.

Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit although this is better done with the Framing Error (FE) flag. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 14.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the

Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0=0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2=0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2=1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

XA-G3




Figure 12. Serial Port Control (SnCON) Register




Figure 13. UART Framing Error Detection




Figure 14. UART Multiprocessor Communication, Automatic Address Recognition

I/O PORT OUTPUT CONFIGURATION

Each I/O port pin on the XA-G3 can be user configured to one of 4 output types. The types are Quasi-bidirectional (essentially the same as standard 80C51 family I/O ports), Open-Drain, Push-Pull, and Off (high impedance). The default configuration after reset is Quasi-bidirectional. However, in the ROMless mode (the EA pin is low at reset), the port pins that comprise the external data bus will default to push-pull outputs.

I/O port output configurations are determined by the settings in port configuration SFRs. There are 2 SFRs for each port, called PnCFGA and PnCFGB, where "n" is the port number. One bit in each of the 2 SFRs relates to the output setting for the corresponding port pin, allowing any combination of the 2 output types to be mixed on those port pins. For instance, the output type of port 1 pin 3 is controlled by the setting of bit 3 in the SFRs P1CFGA and P1CFGB.

Table 4 shows the configuration register settings for the 4 port output types. The electrical characteristics of each output type may be found in the DC Characteristic table.

Table 4. Port Configuration Register Settings

PnCFGB	PnCFGA	Port Output Mode
0	0	Open Drain
0	1	Quasi-bidirectional
1	0	Off (high impedance)
1	1	Push-Pull

NOTE:

Mode changes may cause glitches to occur during transitions. When modifying both registers, WRITE instructions should be carried out consecutively.

EXTERNAL BUS

The external program/data bus on the XA-G3 allows for 8-bit or 16-bit bus width, and address sizes from 12 to 20 bits. The bus width is selected by an input at reset (see Reset Options below), while the address size is set by the program in a configuration register. If all off-chip code is selected (through the use of the EA pin), the initial code fetches will be done with the maximum address size (20 bits).

RESET

The device is reset whenever a logic "0" is applied to RST for at least 10 microseconds, placing a low level on the pin re-initializes the on-chip logic. Reset must be asserted when power is initially applied to the XA-G3 and held until the oscillator is running.

The duration of reset must be extended when power is initially applied or when using reset to exit power down mode. This is due to the need to allow the oscillator time to start up and stabilize. For most power supply ramp up conditions, this time is 10 milliseconds.

As it is brought high again, an exception is generated which causes the processor to jump to the address contained in the memory location 0000. The destination of the reset jump must be located in the first 64k of code address on power-up, all vectors are 16-bit values and so point to page zero addresses only. After a reset the RAM contents are indeterminate.




Figure 15. Recommended Reset Circuit

RESET OPTIONS

The EA pin is sampled on the rising edge of the RST pulse, and determines whether the device is to begin execution from internal or external code memory. EA pulled high configures the XA in single-chip mode. If EA is driven low, the device enters ROMless mode. After Reset is released, the EA/WAIT pin becomes a bus wait signal for external bus transactions.

The BUSW/P3.5 pin is weakly pulled high while reset is asserted, allowing simple biasing of the pin with a resistor to ground to select the alternate bus width. If the BUSW pin is not driven at reset, the weak pullup will cause a 1 to be loaded for the bus width, giving a 16-bit external bus. BUSW may be pulled low with a 2.7K or smaller value resistor, giving an 8-bit external bus. The bus width setting from the BUSW pin may be overridden by software once the user program is running.

POWER REDUCTION MODES

The XA-G3 supports Idle and Power Down modes of power reduction. The idle mode leaves some peripherals running to allow them to wake up the processor when an interrupt is generated. The power down mode stops the oscillator in order to absolutely minimize power. The processor can be made to exit power down mode via reset or one of the external interrupt inputs. In power down mode, the power supply voltage may be further reduced to the keep-alive voltage, retaining the RAM, register, and SFR values at the point where the power down mode was entered.

INTERRUPTS

The XA-G3 supports 31 maskable interrupts vectored interrupt sources. The maskable interrupts each have 16 priority levels and may be globally and/or individually enabled or disabled.

The XA defines four types of interrupts:

- Exception Interrupts These are system level errors and other very important occurrences which include stack overflow, divide-by-0, and reset.
- Event Interrupts These are peripheral interrupts from devices such as UARTs, timers, and external interrupt inputs.
- Software interrupts These are equivalent of hardware interrupt, but are requested only under software control.
- Trap Interrupts These are TRAP instructions, generally used to call system services in a multi-tasking system.

XA-G3

Exception interrupts, software interrupts, and trap interrupts are generally standard for XA derivatives and are detailed in the XA User Guide. Event interrupts tend to be different on different XA derivatives.

The XA-G3 supports a total of 9 maskable event interrupt sources (for the various XA-G3 peripherals), seven software interrupts, 5 exception interrupts (plus reset), and 16 traps. The maskable event interrupts share a global interrupt enable bit (the EA bit in the IEL register) and each also has a separate individual interrupt enable bit (in the IEL or IEH registers). Each event interrupt can be set to occur at one of 8 priority levels via bits in the Interrupt Priority (IP)

registers, IPA0 through IPA5. The value 0 in the IPA field gives the interrupt priority 0, in effect disabling the interrupt. A value of 1 gives the interrupt a priority of 9, the value 2 gives priority 10, etc. Details of the priority scheme may be found in the XA User Guide.

The complete interrupt vector list for the XA-G3, including all 4 interrupt types, is shown in the following tables. The tables include the address of the vector for each interrupt, the related priority register bits (if any), and the arbitration ranking for that interrupt source. The arbitration ranking determines the order in which interrupts are processed if more than one interrupt of the same priority occurs simultaneously.

Table 5. Interrupt Vectors

EXCEPTION/TRAPS PRECEDENCE

DESCRIPTION	DESCRIPTION VECTOR ADDRESS	
Reset (h/w, watchdog, s/w)	0000-0003	0 (High)
Breakpoint (h/w trap 1)	0004-0007	1
Trace (h/w trap 2)	0008-000B	1
Stack Overflow (h/w trap 3)	000C-000F	1
Divide by 0 (h/w trap 4)	0010-0013	1
User RETI (h/w trap 5)	0014-0017	1
TRAP 0- 15 (software)	0040-007F	1

EVENT INTERRUPTS

DESCRIPTION	FLAG BIT	VECTOR ADDRESS	ENABLE BIT	INTERRUPT PRIORITY	ARBITRATION RANKING
External interrupt 0	IE0	0080-0083	EX0	IPA0.3-0	2
Timer 0 interrupt	TF0	0084-0087	ET0	IPA0.7-4	3
External interrupt 1	IE1	0088-008B	EX1	IPA1.3-0	4
Timer 1 interrupt	TF1	008C-008F	ET1	IPA1.7-4	5
Timer 2 interrupt	TF2(EXF2)	0090-0093	ET2	IPA2.3-0	6
Serial port 0 Rx	RI.0	00A0-00A3	ERI0	IPA4.3-0	7
Serial port 0 Tx	TI.0	00A4-00A7	ETI0	IPA4.7-4	8
Serial port 1 Rx	RI.1	00A8-00AB	ERI1	IPA5.3-0	9
Serial port 1 Tx	T1.1	00AC-00AF	ETI1	IPA5.7-4	10

SOFTWARE INTERRUPTS

DESCRIPTION	FLAG BIT	VECTOR ADDRESS	ENABLE BIT	INTERRUPT PRIORITY
Software interrupt 1	SWR1	0100-0103	SWE1	(fixed at 1)
Software interrupt 2	SWR2	0104-0107	SWE2	(fixed at 2)
Software interrupt 3	SWR3	0108-010B	SWE3	(fixed at 3)
Software interrupt 4	SWR4	010C-010F	SWE4	(fixed at 4)
Software interrupt 5	SWR5	0110-0113	SWE5	(fixed at 5)
Software interrupt 6	SWR6	0114-0117	SWE6	(fixed at 6)
Software interrupt 7	SWR7	0018-011B	SWE7	(fixed at 7)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to +125	°C
Storage temperature range	-65 to +150	.c
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	٧
Voltage on any other pin to V _{SS}	-0.5 to V _{DD} +0.5V	٧
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5.0V \pm 10\%$ to 3.3V $\pm 10\%$ unless otherwise specified;

= 0 to ±70°C for commercial =40°C to ±85°C for industrial, unless otherwise specified

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supplies						
l _{DD}	Supply current operating	5.0V, 30 MHz			100	mA
I _{ID}	Idle mode supply current	5.0V, 30 MHz			25	mA
I _{PD}	Power-down current	5.0V, 3.0V		5	50	μΑ
V _{RAM}	RAM-keep-alive voltage	Ram-keep-alive voltage	1.5			V
V _{IL}	Input low voltage		-0.5		0.8	٧
	VIA POT	At 5.0V ¹	2.2			٧
VIH	Input high voltage, except XTAL1, RST	At 3.0V ¹	2			٧
V _{IH1}	Input high voltage to XTAL1, RST	For both 3.0 & 5.0V	0.7V _{DD}			٧
	ALE DOEND	I _{OL} = 3.2mA, V _{DD} = 5.0V			0.5	٧
V _{OL}	Output low voltage all ports, ALE, PSEN ⁵	1.0mA, V _{DD} = 3.0V			0.4	٧
		l _{OH} = -100μA, V _{DD} = 5.0V	2.4			٧
V _{OH1}	Output high voltage all ports, ALE, PSEN ³	$I_{OH} = -30\mu A, V_{DD} = 3.0V$	2.2			٧
	Output high voltage, ports P0-3, ALE,	I _{OH} = 3.2mA, V _{DD} ≈ 5.0V	2.4			٧
V _{OH2}	PSEN ⁴	I _{OH} = 1mA, V _{DD} = 3.0V	2.2			V
C _{IO}	Input/Output pin capacitance ²				15	pF
I _{IL}	Logical 0 input current, P0-38	V _{IN} = 0.45V			-50	μΑ
I _{LI}	Input leakage current, P0-3 ⁷	V _{IN} = V _{IL} or V _{IH}			±10	μΑ
		At 6V			-650	μΑ
I _{TL}	Logical 1 to 0 transition current all ports ⁶	At 3V			-250	μΑ

NOTE:

- 1. Values are linear in between
- 3. Ports in Quasi bi-directional mode with weak pull-up (applies to ALE, PSEN only during RESET).
- 4. Ports in Push-Pull mode, both pull-up and pull-down assumed to be same strength
- 5. In all output modes
- 6. Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when V_{IN} is approximately 2V.
- Measured with port in high impedance output mode.
- 8. Measured with port in quasi-bidirectional output mode.
- Load capacitance for all outputs=80pF.
- 10. Under steady state (non-transient) conditions, IOL must be externally limited as follows:

Maximum I_{OL} per port pin:

15mA (*NOTE: This is 85°C specification for VDD = 5V.)

26mA Maximum IOL per 8-bit port: Maximum total IOL for all output: 71mA

If IOL exceeds the test condition, VoL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

XA-G3

AC ELECTRICAL CHARACTERISTICS

 V_{DD} = 5.0V ±10%, T_{amb} = 0 to +70°C for commercial, -40°C to +85°C for industrial.

4		VARIABL	E CLOCK	
SYMBOL	PARAMETER	MIN	MAX	UNIT
External Cl	ock		• • • • • • • • • • • • • • • • • • •	
fc	Oscillator frequency		25	MHz
tc	Clock period and CPU timing cycle	1/f _C		ns
tcHCX	Clock high time (60%-40% duty cycle)	t _C * 0.4		ns
†CLCX	Clock low time (60%-40% duty cycle)	t _C * 0.4		ns
†GLCH	Clock rise time		5	ns
tchcl	Clock fall time		5	ns
Address Cy	rcle	<u> </u>	<u> </u>	
tcrar	Delay from clock rising edge to ALE rising edge	0	40	ns
tLHLL	ALE pulse width (programmable)	(V1 * t _C) - 9		ns
tavll	Address valid to ALE de-asserted (set-up)	(V1 * t _C) - 15		ns
tLLAX	Address hold after ALE de-asserted	15		ns
Code Read	Cycle			
tpLPH	PSEN pulse width	(V2 * t _C) -12		ns
tllpl	ALE de-asserted to PSEN asserted	(t _C /2) - 10		ns
t _{AVIVA}	Address valid to instruction valid, ALE cycle (access time)		(V3 * t _C) - 15	ns
t _{AVIVB}	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t _C) - 29	ns
t _{PLIV}	PSEN asserted to instruction valid (enable time)		(V2 * t _C) - 28	ns
t _{PXIX}	Instruction hold after PSEN de-asserted	0		ns
t _{PXIZ}	Bus 3-State after PSEN de-asserted (disable time)		t.b.d.	ns
tuaph	Hold time of unlatched part of address after PSEN is de-asserted	0		ns
Data Read	Cycle			• · · · · · · · · · · · · · · · · · · ·
t _{RLRH}	RD pulse width	(V7 * t _C) - 10		ns
tLLRL	ALE de-asserted to RD asserted	(t _C /2) - 7		ns
I _{AVDVA}	Address valid to data input valid, ALE cycle (access time)		(V6 * t _C) - 15	ns
tAVDVB	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t _C) - 28	ns
[‡] RLDV	RD low to valid data in, enable time		(V7 * t _C) - 30	ns
t _{RHDX}	Data hold time after RD de-asserted	0		ns
t _{RHDZ}	Bus 3-State after RD de-asserted (disable time)		t.b.d.	ns
tuarh	Hold time of unlatched part of address after RD is de-asserted.	0		ns
Data Write	Cycle			
twLWH	WR pulse width	(V8 * t _C) - 10		ns
tLLWL	ALE falling edge to WR asserted	(V9 * t _C) - 8		ns
tavwx	Data valid before WR asserted (data setup time)	(V9 * t _C) - 25		ns
twhax	Data hold time after WR de-asserted	V11 * t _C		ns
tavwL	Address valid to WR asserted (setup time)	(V9 * t _C) - 25		ns
tuawh	Hold time of unlatched part of address after WR is de-asserted	V11 * t _C		ns
Walt Input		<u> </u>		
t _{WTH}	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t _C) - 34	ns
twTL	WAIT hold after bus strobe (RD, WR, or PSEN) assertion	(V10 * t _C) - 15	1	ns

0)////00/		VARIABL	E CLOCK	
SYMBOL	PARAMETER	MIN	MAX	UNIT
Shift Regis	ter	· · · · · · · · · · · · · · · · · · ·		
txlxl	Serial port clock cycle time	t.b.d.		ns
t _{QVXH}	Output data setup to clock	t.b.d.		ns
txHax	Output data hold from clock	t.b.d.		ns
txHDX	Input data hold after clock	t.b.d.		ns
txHDV	Input data setup to clock		t.b.d.	ns

NOTES:

- All values indicated for V_{DD} = 5V ±10%.
- Load capacitance for all outputs = 80pF.
- Variables V1 through V11 reflect programmable bus timing, which is programmed via the Bus Timing registers (BTRH and BTRL). Refer to the XA User Guide for details of the bus timing settings.
 - This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL register. V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.
 - This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits or the CRA1, CRA0, and ALEW bits in the BTRL register.

 - For a bus cycle with **no** ALE, V2 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. For a bus cycle **with** an ALE, V2 = 1 the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5). Example: if CRA1/0 = 10 and ALEW = 1, the V2 = 4 - (1.5 + 0.5) = 2.
 - This variable represents the programmed length of an entire code read cycle with ALE. This time is determined by the CRA1 and CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11).
 - This variable represents the programmed length of an entire code read cycle with no ALE. This time is determined by the CR1 and CR0 bits in the BTRL register. V4 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11.
 - This variable represents the programmed length of an entire data read cycle with no ALE, this time is determined by the DR1 and DR0 bits in the BTRH register. V5 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
 - V6) This variable represents the programmed length of an entire data read cycle with ALE. The time is determined by the DRA1 and DRA0 bits in the BTRH register. V6 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11).
 - This variable represents the programmed width of the RD pulse as determined by the DR1 and DR0 bits or the DRA1, DRA0 in the BTRH register, and the ALEW bit in the BTRL register.

 - For a bus cycle with no ALE, V7 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11. For a bus cycle with an ALE, V7 = 1 the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5). Example: if DRA1/0 = 00 and ALEW = 0, then V7 = 2 - (0.5 + 0.5) = 1.
 - This variable represents the programmed width of the WRL and/or WRH pulse as determined by the WM1 bit in the BTRL register. V8.1 if WM1 = 0, and 2 if WM1 = 1.
 - V9) This variable represents the programmed write setup time as determined by the data write cycle duration (defined by DW1 and DW0 or the DWA1 and DWA0 bits in the BTRH register), the WM0 and ALEW bits in the BTRL register, and the value of V8.
 - For a bus cycle with no ALE, V9 = the total bus write cycle duration (2 if DW1/0 = 00, 3 if DW1/0 = 01, 4 if DW1/0 = 10, and 5 if DW1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8) minus the number of clocks used for data hold time (0 if $\dot{W}M0 = 0$ and 1 if $\dot{W}M0 = 1$).
 - Example: if DW1/0 = 11, WM0 = 0, and WM1 = 0, then V9 = 5 0 1 = 4.
 - For a bus cycle with an ALE, V9 = the total bus write cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8) minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1) minus the width of the ALE pulse (V1). Example: if DWA1/0 = 11, WM0 = 1, WM1 = 1, and V1 = 0.5, then V9 = 5 - 1 - 2 - 0.5 = 1.5.
 - V10) This variable represents the length of a bus strobe for calculation of WAIT setup and hold times. The strobe may be RD (for data read cycles), WRL and/or WRH (for data write cycles), or PSEN (for code read cycles), depending on the type of bus cycle being widened by WAIT. V10 will equal V2, V7, or V8 in any particular bus cycle (V2 for a code read cycle, V7 for a data cycle being widened by WAIT. V10 will equal V2, V7, or V8 in any particular bus cycle (V2 for a code read cycle, V7 for a data read cycle, or V8 for a data write cycle). Also see note 5.
 - V11) This variable represents the programmed write hold time as determined by the WM0 bit in the BTRL register. V11 = 0 if the WMO bit = 0, and 1 if the WMO bit = 1.
- 4. Not all combinations of bus timing configuration values result in valid bus cycles. Please refer to the XA User Guide section on the External
- When code is being fetched for execution on the external bus, a burst mode fetch is used that does not have PSEN edges in every fetch cycle. Thus, if WAIT is used to delay code fetch cycles, a change in the low order address lines must be detected to locate the beginning of a cycle. This would be A3-A0 for an 8-bit bus, and A3-A1 for a 16-bit bus. Also, a 16-bit data read operation conducted on a 8-bit wide bus similarly does not include two separate RD strobes. So, a rising edge on the low order address line (A0) must be used to trigger a WAIT in the second half of such a cycle.

XA-G3

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE
- P PSEN

- Q Output data
- R RD signal
- t Time
- U Undefined
- V Valid
- W-WR signal
- X No longer a valid logic level
- Z Float

Examples: t_{AVLL} = Time for address valid to ALE low.

tLLPL =Time for ALE low to PSEN low.




Figure 16. External Program Memory Read Cycle (ALE Cycle)




Figure 17. External Program Memory Read Cycle (Non-ALE Cycle)




Figure 18. External Data Memory Read Cycle (ALE Cycle)




Figure 19. External Data Memory Read Cycle (Non-ALE Cycle)




Figure 20. External Data Memory Write Cycle




Figure 21. WAIT Signal Timing

XA-G3




Figure 22. Shift Register Mode Timing




Figure 23. External Clock Drive




Figure 24. AC Testing Input/Output




Figure 25. Float Waveform




Figure 26. I_{CC} Test Condition, Active Mode All other pins are disconnected

Figure 27. I_{CC} Test Condition, Idie Mode Ali other pins are disconnected




Figure 28. $I_{\rm CC}$ vs. Frequency Valid only within frequency specification of the device under test.




Figure 29. Clock Signal Waveform for I_{CC} Tests in Active and idle Modes $t_{CLCH} = t_{CHCL} = 5ns$




Figure 30. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} =2V to 5.5V

EPROM CHARACTERISTICS

The XA-G3 is programmed by using a modified Improved Quick-Pulse Programming™ algorithm. This algorithm is essentially the same as that used by the later 80C51 family EPROM parts. However different pins are used for many programming functions.

The XA-G3 contains three signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an XA-G3 manufactured by Philips.

Table 6 shows the logic levels for reading the signature byte, and for programming the code memory and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 31. Figure 33 shows the circuit configuration for normal code memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 31. Note that the XA-G3 is running with a 3.5 to 12MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 2 and 3, as shown in Figure 31. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of port 1 specified in Table 6 are held at the 'Program Code Data' levels indicated in Table 6. The ALE/PROG is pulsed low 5 times as shown in Figure 32.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 2 and 3 as shown in Figure 33. The other pins are held at the 'Verify Code Data' levels indicated in Table 6. The contents of the address location will be emitted on port 0.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H, 031H, and 060H except that P1.2 and P1.3 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = EAH indicates XA architecture

(060H) = 01H indicates XA-G3

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 6, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 90 to 120 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

[™]Trademark phrase of Intel Corporation.

XA-G3

Security Bits

With none of the security bits programmed the code in the program memory can be verified. When only security bit 1 (see Table 6) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal

memory. All further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled. (See Table 7)

Table 6. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P1.0	P1.1	P1.2	P1.3	P1.4
Read signature	0	0	1	1	0	0	0	0	0
Program code data	0	0	0*	V _{PP}	0	1	1	1	1
Verify code data	0	0	1	1	0	0	1	1	0
Pgm security bit 1	0	0	0*	V _{PP}	1	1	1	1	1
Pgm security bit 2	0	0	0*	V _{PP}	1	1	0	0	1
Pgm security bit 3	0	0	0*	V_{PP}	1	0	1	0	1
Verify security bits	0	0	1	1	0	0	0	1	0

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.

3. $V_{CC} = 5V \pm 10\%$ during programming and verification.

Table 7. Program Security Bits

PF	ROGRAM	LOCK ВП	rs,	
	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled.
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessible.

NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the security bits is not defined.

ROM CODE SUBMISSION

When submitting ROM code for the XA-G3, the following must be specified:

- 1. 32k byte user ROM data
- 2. ROM security bits.
- 3. Watchdog configuration

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8020H	SEC	0	ROM Security Bit 1
8020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security
8020H	SEC	3	ROM Security Bit 3 0 = enable security 1 = disable security

ALE/PROG receives 5 programming pulses (only for user array; 25 pulses for encryption or security bits) while VPP is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10µs.




Figure 31. Programming Configuration for XA-G3




Figure 32. PROG Waveform




Figure 33. Program Verification for XA-G3

XA-G3


EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

T_{amb} = 21°C to +27°C, V_{DD} = 5V±10%, V_{SS} = 0V (See Figure 34)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	٧
Ipp	Programming supply current		50 ¹	mA
1/t _{CL}	Oscillator frequency	3.5	12	MHz
t _{AVGL}	Address setup to PROG low	48t _{CL}		
tGHAX	Address hold after PROG	48t _{CL}		
tovaL	Data setup to PROG low	48t _{CL}		
tGHDX	Data hold after PROG	48t _{CL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{GL}		
tsHGL	V _{PP} setup to PROG low	10		μς
tGHSL	V _{PP} hold after PROG	10		μs
tGLGH	PROG width	40	60	μs
tavqv	Address to data valid		48t _{CL}	
t _{ELQV}	ENABLE low to data valid		48t _{CL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CL}	
tGHGL	PROG high to PROG low	10		μs

NOTE:

1. Not tested.




NOTE:

FOR PROGRAMMING CONDITIONS SEE FIGURE 32. FOR VERIFICATION CONDITIONS SEE FIGURE 33.

Figure 34. EPROM Programming and Verification

LQFP44: plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm

SOT389-1



0 2.5 5 mm scale

DIMENSIONS (mm are the controlling dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	e	HD	HE	L	Lp	a	ν	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	1.60	0.15 0.05	1.45 1.35	0.13	0.45 0.30	0.20 0.13	10.10 9.90	10.10 9.90	0.80	12.15 11.85	12.15 11.85	7 11	0.75 0.45		0.20	0.20	0.10	1.00	1.00	7° 0°


Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT389-1					95-01-25

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	А	A ₁ min.	A ₃	A ₄ max.	bр	b ₁	D ⁽¹⁾	E ⁽¹⁾	e	eD	e _E	HD	HE	k	k ₁ max.	Lp	٧	w	у	-0	Ze ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33			16.66 16.51	1.27	16.00 14.99	14.99	17.40	17.40	1.07	0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45°
inches	0.180 0.165	0.020	0.01			0.032 0.026			0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	<u>. </u>

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFERI	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	100023/112
SOT187-2	112E10	MO-047AC		—	92-11-17 95-02-25

44-PIN CERQUAD J-BEND (K) PACKAGE

