Philips Components-Signetics

| Document No. | 853-0131 | | |
|---------------|---|--|--|
| ECN No. | 86487 | | |
| Date of Issue | November 11, 1986 Product Specification | | |
| Status | | | |
| Memory Produ | icts | | |

82S185 8K-bit TTL bipolar PROM

DESCRIPTION

The 82S185 is field programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The standard 82S185 is supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

This device includes on-chip decoding and one Chip Enable input for memory expansion. It features 3-State outputs for optimization of word expansion in bused organizations.

Ordering information can be found on the following page.

The 82S185 devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Handbook.


FEATURES

- Low power dissipation: 50μW/bit typ
- · Address access time: 100ns max
- Input loading: -100µA max
- On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible
- One Chip Enable input
- Outputs: 3-State


APPLICATIONS

- Sequential controllers
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



8K-bit TTL bipolar PROM (2048 × 4)

82S185

ORDERING INFORMATION

| DESCRIPTION | ORDER CODE |
|--|------------|
| 18-Pin Plastic Dual-In-Line 300mil-wide | N82S185 N |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
|------------------|-----------------------------|-------------|-----------------|
| Vcc | Supply voltage | +7.0 | V _{DC} |
| V _{IN} | Input voltage | +5.5 | V _{DC} |
| Vo | Output voltage Off-State | +5.5 | V _{DC} |
| Tamb | Operating temperature range | 0 to +75 | °C |
| T _{sta} | Storage temperature range | -65 to +150 | °C |

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$

| | | | LIMITS | | | ĺ |
|-----------------|----------------------------|--|--------|------------------|------|------|
| SYMBOL | PARAMETER | TEST CONDITIONS ^{1,2} | Min | Typ ³ | Max | UNIT |
| Input voit | age ¹ | | | | | |
| VIL | Low | | | | 8.0 | ٧ |
| VIH | High | | 2.0 | ł | | V |
| V _{IC} | Clamp | I _{IN} = -12mA | | -0.8 | -1.2 | . ٧ |
| Output vo | oltage ¹ | | 1 | | | |
| | | CE = Low | | | | |
| VoL | Low | I _{OUT} = 16mA | | | 0.45 | V |
| V _{OH} | High | I _{OUT} = -2mA | 2.4 | | | , V |
| Input curi | rent ² | | | | | |
| I _{IL} | Low | V _{IN} = 0.45V | | | -100 | μΑ |
| I _{IH} | High | V _{IN} = 5.5V | İ | | 40 | μΑ |
| Output cu | ırrent | | | | | |
| loz | Hi-Z state | CE = High, V _{OUT} = 0.5V | | [| -40 | μА |
| | | CE = High, V _{OUT} = 5.5V | | j | 40 | μA |
| los | Short circuit ⁴ | CE = Low, V _{OUT} = 0V, High stored -15 -70 | | m A | | |
| Supply cu | urrent ⁵ | | | | | |
| lcc | | V _{CC} = 5.25V | | 90 | 120 | mA |
| Capacita | nce | | | | | |
| | | CE = High, V _{CC} = 5.0V | | | | |
| CIN | Input | V _{IN} = 2.0V | | 5 | | pF |
| COUT | Output | $V_{OUT} = 2.0V$ | | В | | ρF |

NOTES:

- 1. All voltage values are with respect to network ground terminal.
- 2. Positive current is defined as into the terminal referenced.
- All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
 Duration of short circuit should not exceed 1 second.
- 5. Measured with all inputs grounded and all outputs open.

8K-bit TTL bipolar PROM (2048 \times 4)

AC ELECTRICAL CHARACTERISTICS


 $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_1 = 30pF$ $0^{\circ}C \le T_{amb} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

| | 1, | то | | ļ | LIMITS | | |
|--------------|-----------|--------|--------------|-----|------------------|-----|------|
| | PARAMETER | | FROM | Min | Typ ¹ | Max | UNIT |
| Access time | 2 | | | | | | |
| taa | | Output | Address | } | 70 | 100 | ns |
| tce | · | Output | Chip Enable | ļ | 30 | 40 | ns |
| Disable time | 3 | | | | | | |
| tco | | Output | Chip Disable | | 30 | 40 | ns |


NOTES:

- 1. All typical values are at $V_{CC}=5V$, $T_{amb}=+25^{\circ}C$. 2. Tested at an address cycle time of 1 μ s. 3. Measured at a delta of 0.5V from Logic Level with $R_1=750\Omega$, $R_2=750\Omega$, $C_L=5pF$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORMS



323