
											RE	VISI	ONS	3												
LTR	1							DESC	RIPT	TON									DATI	E (YR	MO-D	A)	Al	PPRO	WED	
С	to 67	268 ab1	. A	١dd	vend	lor (AGE	012	95.	Mi	nor	cha	nges	wing CAGE code s to table I dd device 1987 OCT				т 13	13 W.O. See			,				
D	Delet techn parag margi parag remov and a	ica rap n to rap ed	l ch h 4. est h l. venc	nang .3.1 met .4, dor	es t (st hod figu name	ep (B (s re 6	ible (), step (), add	I, tabl 3), nd t dres	mare e I pan able s un	gin I, f ragr e II nder	tes igu aph I.	t me re 5 1.2 Add	thoo , pa l.2, led	d C arag par foot	(st rap agr not	ep 4 h 4 aph e 3	.2, 1.3	,	1989) JA				A)	- Lander of the Control of the Contr	
	······································			T						ľ		I				Γ										
REV				_						[
SHEE	e T																									
SHEE		7																								
SHEE REV SHEE	π		RI	EV		D			D		C				n n		D									
SHEE REV SHEE REV S				EV		<u>D</u>					<u>C</u>		C.		D. 10		n 12		D 14	D15	D. 16	<u>D</u>				
SHEE REV SHEE REV S OF SH	STATUS HEETS		SI	ÆET		PRE	2 PARE	3 D BY	4	5	┣┷	7		, D 9		11	D 12	13 E E L	14 CTF	15 ONK	16	17 JPPL		ENTE	R	
SHEE REV SHEE REV S OF SH PMIC	ETATUS HEETS N/A ANDAI MILIT	AR /IN	si IZE Y G	EET		PRE CHE	PARE CKE	3 ED BY D BY	4 // // //	5 m	6 nin	7		9	ICR 32K	DEJ OCI	12 ENS RCUI 8) U	13 E ELL DA	14 CTF YTO	15 NONK	16 S SI IIO 4	JPPL 5444	L, 2	262,	144	
SHEE REV S OF SH PMIC THIS C FOR US ANI	STATUS HEETS N/A	AR VIN IS A DEF	SH IZE Y G	ABLE MEN'	TS.	PRE CHE	PARE CKEI OFFICIAL WING	3 ED BY	4 M PROV R 19	5 M	6 nin	7		9	ICR 32K	DEJ OCI	12 FENS	13 E ELL DA	14 ECTF YTOI MEM ASA	15 ONK N, OH ORY, BLE	16 S SI IIO 4	JPPL 5444	L, a	262, LITH	144	

DESC FORM 193 SEP 87

* U.S. GOVERNMENT PRINTING OFFICE: 1987 --- 748-129/60911

1. SCOPE

- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access		
01	27256-35	32K X 8-bit UV EPROM	350 ns		
02	27256-25	32K X 8-bit UV EPROM	250 ns		
03	27256-20	32K X 8-bit UV EPROM	200 ns		
04	27256-17	32K X 8-bit UV EPROM	170 ns		
05	27256-30	32K X 8-bit UV EPROM	300 ns		

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

 Outline letter
 Case outline

 Y
 D-10 (28-pin, 1.490" x .610" x .232"), dual-in-line package 1/

 Z
 C-12 (32-terminal, .560" x .458" x .120"), rectangular chip carrier package 1/

1.3 Absolute maximum ratings.

1/ Lid shall be transparent to permit ultraviolet light erasure. 2/ All voltages referenced to V_{SS} .

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 84111 REVISION LEVEL D 2

1.4	Recommended operating conditions.	
	Case operating temperature range (T_C)	-55°C to +125°C -0.1 V dc to +0.8 V dc 2.0 V dc to V _{CC} +1 V dc 4.5 V dc to 5.5 V dc 12.5 V dc ±0.3 V dc (program method B)
2	ADDITCADI E DOCIMENTS	

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MIL ITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

- 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

STANDARDIZED MILITARY DRAWING	SIZE A			84111	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	- D	SHEET	3

DESC FORM 193A SEP 87

Test	Symbol	Cond -55°C <u><</u> T ₍	itions C ≤ +125°C	Group A subgroups	Device type	Min	mits Max	Unit
High level output voltage	I V _{OH}	V _{CC} = 5.50 V I _{OH} = -400 μA	1,2,3	All	2.4		٧	
Low level output voltage	V _{OL}	V _{CC} = 5.50 V I _{OL} = 2.1 mA		1,2,3	All		0.45	٧
Output leakage current					All		10	μ Α
High level input current 1/	IIH	V _{CC} = 5.50 V, 0	utputs deselected	1,2,3	All		 10 	μ Α
Vpp supply current read/standby 2/	Ipp	V _{PP} = 5.5 V		1,2,3	A11		5	mA
Supply current (standby)	I _{CC1}	V _{CC} = 5.50 V, Outputs open	CE = VIH	1,2,3	All		50	mA
Supply current <u>2</u> /	I _{CC2}	V _{CC} = 5.50 V, 0	E = CE = VIL	1,2,3	01, 02, 03, 05		125	 mA
Input capacitance $\underline{1}/$	cI	V _{IN} = 0 V, f = 17C = +25°C, see	1 MHz 4.3.1c	4	A11		6	pF
Output capacitance	ic _o	Y _{OUT} = 0 V, f = T _C = +25°C, see	1 MHz 4.3.1c	4	All		12	pF
Address access time	tavqv	V _{CC} = 5.50 V 1/ see figure 4	CE = OE = VIL	9,10,11	01 02 03 04 05	 	350 250 200 170 300	ns
Chip enable access time	t _{ELQV}	-1 	OE = VIL	9,10,11 	01 02 03 04 05	 	350 250 200 170 300	 ns
See footnotes at end	of table.							

SIZE $_{\mathsf{A}}\mathbf{A}$

REVISION LEVEL

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DESC FORM 193A SEP 87

MILITARY DRAWING

84111

SHEET

	I Combal	Condit	ions	Group A	Device	Lin	nits	Unit
Test	Symbol 	Condit -55°C <u><</u> T _C	+125°C	subgroups		Min	Max	
Output enable data on time	toLQV	V _{CC} = 5.50 V 1/ see figure 4	CE = VIL	9,10,11	01 02 03 04 05		130 100 75 65 120	ns
Output enable to high Z	t _{EHQZ}	- 	CE = AIF	9,10,11	01 02 03 04 05	 	110 60 55 55 105	ns
Output hold from address change	tax9x	-i 	CE = OE =VIL	9,10,11	A11	0	 	ns


Outputs shall be loaded per figure 5.


 $\overline{2}/$ Vpp may be connected directly to VCC except during programming. The supply current would then be the sum of I_{CC2} and Ipp.

3/ Tested initially and after any design changes.

- 3.5 Processing EPROMS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.5.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4 herein.
- 3.5.2 Programmability of EPROMS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.5.3 Verification of erasure of programmability of EPROMS. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-833 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED MILITARY DRAWING	SIZE A			84111	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION L	EVEL C	SHEET 5	





DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-086

Mode/pins	CE	Œ	A ₉	V _{PP}	VCC	Outputs
Programming Method	В	В	В	В	В	В
 Deselect Output disable	VIL	VIH	х	V _{CC}	VCC	High Z
Read	VIL	VIL	X	VCC	VCC	Dout
Standby	VIH	x	Х	VCC	VCC	High Z
Program	AIL	ν _{IH}	X	Vpp	vcc	DIN
Program Inhibit	V _{IH}	VIH	Х	Vpp	VCC	High Z
Program Verify	VIL	VIL	Х	Vpp	VCC	DOUT
 Intelligent Identifier	VIL	V _{IL}	ı v _H	VCC	V _{CC}	Code
Intelligent Programming	V _{IL}	V _{IH}	X	V _{PP}	V _{CC}	D _{IN}

NOTES:

- NOTES:

 1. It is recommended that verification for Method B devices be performed after the completion of programming all bytes.

 2. X means the input is a "don't care".

 3. Using the intelligent programming algorithm (Method B) allows the device to be programmed in a faster time.


 4. V_H = 12 V±0.5 V.

FIGURE 3. Truth table.

e e e e e e e e e e e e e e e e e e e	y a control of			a great service of	E. Z No. Coulder in Sugar State Engage . I then were the
STANDARDIZED MILITARY DRAWING	SIZE A	in en	and the second seco		84111
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		a, i	REVISION LEVEL	C	SHEET 8

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096



- 4. OUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. The percent defective allowable (PDA) shall be as specified in MIL-M-38510.
 - d. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2).
- (2) Bake, unbiased, for 12 hours at +200°C.
- (3) Perform a margin test using $V_m = V_{CC} = 6.0 \text{ V}$ at +25°C using loose timing.
- (4) Erase device, then program 45 to 50 percent of the bits to a worst case speed pattern.
- (5) Perform dynamic burn-in (see 4.2a).
- (6) Perform a margin test using $V_m = V_{CC} = 6.0 \text{ V}$ at +25°C.
- (7) Perform 100 percent electrical testing at +25°C, +125°C and -55°C.
- (8) Erase device (see 3.5.1), except devices submitted for groups A, B, C, and D.
- (9) Verify erasure (see 3.5.3).

Margin test method B

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using V_{m} = +6.0 V at +25°C using loose timing (i.e., tayov = 1 μs).
- (4) Perform dynamic burn-in (see 4.2a).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 84111 REVISION LEVEL SHEET 10

- (5) Margin at $V_m = 6.0 \text{ V}$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.5.1), except devices submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.5.3).

Margin test method C

I. Wafer margin test method:

- (1) Program at +25°C with a greater than 95 percent pattern, (example, all "0's").
- (2) Measure V_{CCMAX} and store in die signature row.
- (3) Unbiased bake for 2 hours at +250°C.
- (4) Test at $+25^{\circ}$ C. Measure V_{CCMAX} and compare to V_{CCMAX} store in die. Any die with a delta greater than 0.66 V constitutes a failure and is removed from the lot.

II. Back end margin test method:

- (1) Program at $+25^{\circ}$ C with a greater than 95 percent pattern (example, all "0's") (see 3.5.2).
- (2) Test at +25°C (8.0 V), V_{CCMAX} range (6.0 V). Measure and record V_{CCMAX} in signature
- (3) Unbiased bake for 32 hours at +200°C.
- (4) Test at +25°C (see I, step 4 above).
- (5) Erase (see 3.5.1).
- (6) Program at +25°C with a 50 percent pattern (example checkerboard bar) (see 3.5.2).
- (7) Test at +25°C (see 3.5.3)
- (8) Burn-in (see 4.2a).
- (9) Test at +25°C (see 3.5.3).
- (10) Test at +125°C (see 3.5.3).
- (11) Test at -55°C (see 3.5.3).
- (12) Erase (see 3.5.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (13) Verify erasure at +25°C (see 3.5.3).

STANDARDIZED MILITARY DRAWING	SIZE A			84111	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	- n	SHEET	_11

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 ($C_{\rm I}$ and $C_{\rm O}$ measurement) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
 - d. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).

TABLE II. Electrical test requirements. 1/2/3/4/5/

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004) 	
Final electrical test parameters (method 5004)	1*, 2, 3, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 4**, 17, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 7, or 2,

- 1/ (*) Indicates PDA applies to subgroup 1 (see 4.2).
- 2/ Any or all subgroups may be combined when using a high speed tester.
- 3/ Subgroups 7 and 8 shall consist of verifying the pattern specified.
- 4/ For all electrical tests, the device shall be programmed to the pattern specified. (**) See 4.3.1c.


STANDARDIZED **MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A			84111	
	REVISION LEVEL		SHEET	
		D		2

- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4 Erasing procedure. The device is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 253.7 nm. The recommended integrated dose (i.e., UV intensity X exposure time) is 15 W-s/cm². An example of an ultraviolet source which can erase the device in 30 minutes is the model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the EPROM should be placed about 1 inch away from the lamp tubes. After erasure, all bits are in the high state.
- 4.5 Programming procedures for method B. The programming characteristics in table III and the following procedures shall be used for programming the device:
 - a. Connect the device in the electrical configuration for programming. The waveforms of figure 6 and programming characteristics of table III shall apply.
 - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
 - c. Programming occurs when Vpp is 12.5 V ±0.3 V and chip enable is brought low.

STANDARDIZED MILITARY DRAWING	SIZE A 84111		11		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SH	EET	



NOTES:

- 1. All times shown in $\,$ are minimum and in μs unless otherwise specified. 2. The input and output timing reference level is 0.8 V for a V $_{IL}$ and 2 V for V $_{IH}$.
- t_{OLOV} and t_{EHQZ} are characteristics of the device but must be accommodated by the programmer.
- 4. When programming a 0.1 μF capacitor is required accross $V_{\mbox{\footnotesize{pp}}}$ and ground to suppress spurious voltage transients which can damage the device.

FIGURE 6. Programming timing diagram for method B.

STANDARDIZED MILITARY DRAWING	SIZE A			84111
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	D	SHEET 14

TABLE III.	Progra	mming cha	racteristics for m	ethod B.		
Test	Symbol 	V ₁ V ₁	Conditions 1/ CC = 6.0 V ±0.25 V OP = 12.5 V ±0.3 V T _A = +25°C	İ	mits Max 	Unit
Input current (all inputs)	IIN	VIN = VI	or V _{IH}		10	μА
Input low level (all inputs)	AIL			-0.1	0.8	٧
Input high level	VIH			2.0	V _{CC} -1	٧
Output low voltage during verify	V _{OL}	I _{0L} = 2.	1 mA		0.45	٧
Output high voltage during verify	I v _{OH}	I _{OH} = -4	Αμ ΟΟ	2.4	 	٧
V _{CC} supply current (program and verify)	Icc				125	mA .
Vpp supply current (program)	Ірр	CE = VIF			50	mA
Ag intelligent identifier voltage	VID			11.5	12.5	٧
Address setup time	tas			2		μS
OE setup time	t _{OES}			2	 	μS
Data setup time	tos	 		2] 	μS
Address hold time	t _{AH}	T 		0] 	μS
Data hold time	t _{DH}			2		μS
Output enable to output float delay	 t _{EHQZ}			0	130	ns
Vpp setup time	tps	T 		2	! ! !	μS
See footnotes at end of table.						
STANDARDIZED MILITARY DRAWING		SIZE A		841	11	
MILITARY DRAVING DEFENSE ELECTRONICS SUPPLY CENTE DAYTON, OHIO 45444		<u></u>	REVISION LEVEL		HEET	15

TABLE TIT	Du a museum d m. o.		for mothed D	Continued
IABLE III.	programming	characteristics	ror method B -	continuea.

Test	Symbol	Conditions 1/	Lin	Unit	
		V _{CC} = 6.0 V ±0.75 V, V _{PP} = 12.5 V ±0.3 V T _A = +25°C	Min	Max	
V _{CC} setup time	tcs		2		μS
CE initial program pulse width	 tpw	2/	0.95	1.05	ms
CE overprogram pulse width	t _{OPW}	3/	2,85	78.75	ms
Data valid from OE	t _{OLQV}			150	ns

- $\frac{1}{V_{CC}}$ must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{CC} .
- Vpp.

 2/ Initial program pulse width tolerance is 1 ms ±5%.
- The length of the overprogram pulse may vary from 2.85 ms to 78.75 ms as a function of the iteration counter value X.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
 - 6.2 Replaceability. Replaceability is determined as follows:
 - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - b. When a QPL source is established, the part numbered device specified in this drawing will be replaced by the microcircuit identified as part number M38510/2240XBYX.

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

		 . 4		1 852 4	- B		9 1921 -000	Service 5	6	
		REVI	SION	LEVEL			SHEE	Т		
SIZE A		 			Majoring and the second		84111		a ne s begitt	* ~~
er er en	, water	 <u> </u>		p (41)	A CASH S No.	1.17.19.92	STATE OF THE STATE	The section	0	

- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/	Replacement military specification part number	Program method	Margin test method
	1 34649	 MD27256-35/B		В	В
8411101YX	34335	AM27256-35/BXA	i	В	A
	34649 34335	MR27256-35/B AM27256-35/BUA		B	I B
8411101ZX	34649	IMD27256-25/B		В	В
8411102YX =='	34335	AM27256-25/BXA	M38510/22401BYX	В	l A
OTILIDEIX	3/	SMJ 27256-25JM		В	C
	34649	 MR27256-25/B	 	В	В
8411102ZX	34335	AM27256-25/BUA	<u> </u>	B	! A
8411103YX	34649 34335	MD27256-20/B AM27256-20/BXA	M38510/22402BYX	B B	B
04111U31X	3/3/	SMJ27256-20JM		l B	l C
	34649	MR27256-20/B		В	В
8411103ZX	34335	AM27256-20/BUA		В	A
8411104YX	34649	 MD27256-17/B	M38510/22403BYX	В	В
8411105YX	3/	ISMJ27256-30JM		l I B	C

- $\frac{1}{m}$ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 2/ Inactive for new design. Use M38510/2240XBYX.
- 3/ Not available from approved source.

Vendor CAGE number	Vendor name and address
34335	Advanced Micro Devices, Incorporated 901 Thompson Place Sunnyvale, CA 94088
34649	Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL
D

SHEET
17