
										RE	VISI	ONS	3												
LTR	DESCRIPTION D										DATI	E (YR	- M O-[DA)	Al	PPRC	WED								
A	Delete t _{pd18} , t _{pd22} , and t _{pd27} from table I. Add footnote <u>2</u> /. Convert to military drawing format. Editorial changes throughout.																								
В	Change numbe	Change code identification number to 67268. Add vendor CAGE number 50088 as second source. Editorial changes throughout. Changes to table I. Editorial change throughout. 1988 OCT 7																							
С	Change	es t	tab	le I	. Е	dito	ria	1 ch	ange	e th	roug	ghou	t.					198	8 00	T 7	·	M	1.0	. 7	V
REV	RRE	NT —	CA	GE	c	OE	DΕ	67	26	8															
REV SHEET REV		NT	CA	GE	. C	OE	Œ	67	26	8															
REV SHEET REV SHEET			CA	GE	C	OE c	DE C	67 c	26	8	C	C	C	C	C	C	C	C	C	C	C	C	C		
REV	ATUS			GE		С		C	C	C	C 7	-	C 9	\vdash		C 12			_		<u> </u>		ļ.		
REV SHEET REV SHEET REV STA	ATUS EETS VA	RDI	REV		C 1 PRE	C 2	C 3 D BY	C 4	C	C		-	_	10	11	12 NSE	13 ELEC	14	15 NIC	16 S SU	17 PPLY	18	19		
REV SHEET REV SHEET REV ST, OF SHE PMIC N	ATUS EETS	RDI	HEET ZED		C 1 PREE	C 2 PARE	C 3 BY BBY	C 4	C C 5	C 6		-	9 M C	10	DEFE CIR	NSE CUIT	DAY S, MONO	TRO	OHK OHK	16 S SU O 45	17 PPLY 444	18 CEN	19		PT

4 U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60912

5962-E1002

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.



± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 3.
 - 3.2.3 Instruction set. The instruction set shall be as specified on figure 4.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444


SIZE
A

86029

REVISION LEVEL
C
3

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904



Powered by ICminer.com Electronic-Library Service CopyRight 2003

 Ltr	 Inc	hes	 Millii 	Millimeters			
 	l Min 	Max	Min	 Max 			
A	.070	.115	1.78	2.92			
Ь	.017	.023	0.43	0.58	5		
c	.006	.012	0.15	0.30	5		
D	1.030	1.090	26.16	27.69			
Ë	.600	.660	15.24	16.76			
E1		.720		18.29	3		
e	.045	.055	1.14	1.40	4,6		
L	.250	.370	6.35	9.40			
L1	1.300	1.370	33.02	34.80			
Q	.020	.060	0.51	1.52	2		
S	.005		0.13		7		

NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- Dimension Q shall be measured at the point of exit of the lead from the body.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. The basic pin spacing is .050 (1.25 mm) between centerlines. Each pin centerline shall be located within ±.005 (0.13 mm) of its exact longitudinal position relative to pins 1 and 42
- of its exact longitudinal position relative to pins 1 and 42.

 5. All leads: Increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A is applied.

 6. Forty spaces.
- 7. Applies to all four corners (lead numbers 1, 21, 22, and 42).
- Configuration 2 is optional. If this configuration is used, no organic or polymeric materials shall be molded to the top of the package to cover the leads.

FIGURE 1. Case outline Y (42-lead, 1.090" x .660") - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
86029

REVISION LEVEL C
SHEET
5

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987--549-096

TABLE I. Electrical performance characteristics. Conditions -55°C < T_C < +125°C V_{CC} = 5.0 V ±10% Test |Symbol Group A Limits Unit subgroups | Min Max unless otherwise specified V_{CC} = Minimum, I_{OH} = -1.0 mA 1, 2, 3 2.4 ٧ Output high voltage IVOH IVIN = VIH or VIL |V_{CC} = Minimum |V_{IN} = V_{IH} or V_{IL} IVOL ٧ Output low voltage $II_{OL} = 4.0 \text{ mA}$ 1, 2, 3 0.4 $I_{OL} = 8.0 \text{ mA}$ 0.45 0.5 $|I_{OL} = 12 \text{ mA}$ 1, 2, 3 2.0 ٧ Input high level VIH 1, 2, 3 0.8 ٧ Input low level VIL 1, 2, 3 -1.5 Input clamp voltage VIC V_{CC} = Minimum, I_{IN} = -18 mA $V_{CC} = Minimum, V_0 = 5.5 V$ 1, 2, 3 250 μΑ Output leakage Current for TR ICEX output M₀₋₇ -0.15 1, 2, 3 T-0.1 T mΑ Input low current IIL V_{CC} = Maximum S₀₋₂ VIN = 0.4 V LB -0.4 ID -2.0 IE -0.8 All others M₀₋₇ 150 |V_{CC} = Maximum |V_{IN} = 2.7 V S₀₋₂ 1, 2, 3 100 Input high current I IH1 μΑ GE, GAR 40 TE 60 TD 60 All others 20 Input high current $V_{CC} = Maximum, V_{IN} = 5.5 V$ 1, 2, 3 | 1.0 mΑ II IH2 See footnotes at end of table. SIZE STANDARDIZED Α 86029 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET DAYTON, OHIO 45444 C 6

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

T.	ABLE I.	Electrical pe	rformance	charac	teristics - Co	ontinued.			
Test	 Symbol 	1	Condit 5°C < T _C V _{CC} = 5.0 ess other	< +125°(V ±10%		 Group A subgroups 	Lim Min Hin	its Max -150	Unit I
Off-state output current	I I _{OZL}	 V _{CC} = Maximum 	n V _{OUT}	= 0.5 \	V S ₀₋₂	1, 2, 3	 	-100 -50 150	 μΑ 1
	I I I OZH	1	V _{OUT}	= 2.4 \	V_{0-2} others	 	 	100	- - - - - -
Power supply current	ICC	Y _{CC} = Maximum	n		-55°C, +25°C	1, 3		310	mA T
Functional tests	[See 4.3.1c				7,8	 		
Output short circuit current 1/	 I _{0S} 	V _{CC} = 6.0 V,	V ₀ = 0.5	٧		1, 2, 3	 -30 	 -85 	mA
Propagation delay from input IE to output:		 See figure 5 	2/			9, 10, 11	 	 60	
SM Bus	t _{pd1}	 					<u> </u>	ĺ	l ns
S Bus	t _{pd2}					-	 	68 	ns
ν ₀ , ν ₁ , ν ₂	t _{pd3}	<u> </u>					<u> </u>	1 70 1	ns
GAS	t _{pd4}	 					<u> </u>	62	l ns
Propagation delay from input I_0 , I_1 , I_2 , I_3	 	!] 	! 	 	
to output: SM Bus	l t _{pd5}	 				1	j I	60 	l ns
S Bus	t _{pd6}	Ť i				j -	Í I	68 I	ns
v_0 , v_1 , v_2	t _{pd7}					İ	i	i 70 I	ns
GAS	t _{pd8}	Γ I				į -	i	i 62	ns
See footnotes at end	of table	•			· · · · · · · · · · · · · · · · · · ·				
STANDAF	RDIZED)	SIZE						
MILITARY D			A	<u> </u>		80	5029		
DEFENSE ELECTRON DAYTON, C		i		REVISION LEVEL C	· İ	SHEET	7		

TABLE I. Electrical performance characteristics - Continued. Unit Test |Symbol Conditions |Group A Limits -55°C < T_C < +125°C V_{CC} = 5.0 V ±10% |subgroups| Min Max unless otherwise specified Propagation delay from input IRPT 19, 10, 11 |See figure 5 2/ disable to output: 48 | ns V_0 , V_1 , V_2 t_{pd9} ĪR 60 | ns t_{pd10} \overline{RD} 22 ns t_{pd11} 33 ns GAS t_{pd12} Propagation delay from IRPT latches and register to: 82 | ns V_0 , V_1 , V_2 tpd13 105 | ns TR tpd14 75 | ns PD t_{pd15} 75 ns RD t_{pd16} 85 | ns GAS t_{pd17} Propagation delay from mask register to: 105 TR t_{pd19} ns ns PD t_{pd20} 75 ns RD t_{pd21} Propagation delay from status register to: 73 ns v_0 , v_1 , v_2 t_{pd23} 96 ĪR ns t_{pd24} 66 PD ns t_{pd25} 66 ns RD t_{pd26} See footnotes at end of table. STANDARDIZED SIZE A 86029 **MILITARY DRAWING** REVISION LEVEL DEFENSE ELECTRONICS SUPPLY CENTER SHEET DAYTON, OHIO 45444 £ 8

DESC FORM 193A SEP 87

TABLE I. Electrical performance characteristics - Continued. Test Conditions $-55^{\circ}C < T_C < +125^{\circ}C$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ unless otherwise specified |Symbol |Group A Limits | Unit subgroups Min | Max | Propagation delay |See figure 5 2/ 19, 10, 11 from lowest group enabled flip-flop to: PD 54 ns t_{pd28} \overline{RD} 58 t_{pd29} ns GS 45 t_{pd30} ns Propagation delay from IRPT request enable flip-flop to IR t_{pd31} 66 ns ropagation delay from status overflow flip-flop to status overflow t_{pd32} 40 ns See footnotes at end of table. SIZE **STANDARDIZED** Α **MILITARY DRAWING** 86029 **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 С

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

TABLE I. Electrical performance characteristics - Continued. Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.0 \text{ V } \pm 10\%$ Test Symbol Unit Group A Limits Max subgroups | Min unless otherwise specified | Setup time 1 See figure 5 2/ 9, 10, 11| 15 t_{s1} ns from: S Bus Hold time 1 t_{h1} 19 ns Setup time 2 15 t_{s2} ns -from: M Bus Hold time 2 th2 16 ns Setup time 3 15 t_{s3} ns lfrom: Po-P7 Hold time 3 9 t_h3 ns Setup time 4 t_{S4} 20 ns from: Latch bypass Hold time 4 th4 0 ns Setup time 5 t_{S5} 55 ns Ifrom: \overline{IE} , \underline{I}_0 , tpwL +40 I_1, I_2, I_3 Hold time 5 <u>3/</u> t_{h5} 0 ns Setup time 6 t_{s6} 15 ns from: GE Hold time 6 t_{h6} 13 ns Setup time 7 t_{s7} 15 ns from: GAR Hold time 7 t_{h7} 17 ns ļt_{s8} Setup time 8 42 ns from: Hold time 8 Ī t_{h8} 14 ns See footnotes at end of table. SIZE **STANDARDIZED** A 86029 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET DAYTON, OHIO 45444 C 10

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

TABLE I. E	lectrical	performance characteristics - (Continued.			
Test	 Symbol 	Conditions $\begin{array}{c c} & \text{Conditions} \\ -55^{\circ}\text{C} & \leq & \text{T}_{\text{C}} & \leq & +125^{\circ}\text{C} \\ & \text{V}_{\text{CC}} & = & 5.0^{\circ}\text{V} & \pm10\% \\ & \text{unless otherwise specified} \end{array}$	 Group A subgroups 	Lim	its Max 	 Unit
Hold time 9 from: \overline{P}_0 - \overline{P}_7 Hold time relative to LB	 t _h 9 	See figure 5 <u>2</u> /	 9, 10, 11 	25		 ns
Minimum clock low time	t _{pw1}	Ţ		30		l ns
Minimum clock high time	t _{pw2}	<u> </u>		30		ns
Minimum interrupt input (P _O -P ₇) low time for guaranteed acceptance (pulse mode)	t _{pw3}	T 		40 40	·	l ns
Maximum interrupt input (P _O -P ₇) low time for guaranteed rejection (pulse mode)	t _{pw4}	 			8 8 	ns
Minimum clock period, TE = H on current cycle and previous cycle	t _{pw5}	 	T	55 		ns
Minimum clock period, TE = L onl current cycle or previous cycle	t _{pw6}		Ţ	110		ns


^{1/} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed 1 second.


STANDARDIZED MILITARY DRAWING	SIZE A			86029	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 11	

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

^{2/} All outputs fully loaded, C_L = 50 pF. Measurements made at 1.5 V with input levels of 0 and 3.0 V.

^{3/} tp $_{
m WL}$ is the clock low time. Both setup times must be met.





Powered by ICminer.com Electronic-Library Service CopyRight 2003

1312111	Mnemonic	Instruction
		Mask register functions
1110	LDM	Load mask register from M bus
0111	RDM	Read mask register to M bus
1 100	CLRM	Clear mask register (enables all priorities)
1000	SETM	Set mask register (inhibits all interrupts)
1010	BCLRM	Bit clear mask register from M bus
1011	BSETM	Bit set mask register from M bus
		Status register functions
1001	LDSTA	Load status register from S bus and LGE flip-flop from $\overline{\text{GE}}$ inpu
01 10	RDSTA	Read status register to S bus
		Interrupt request control
1111	ENIN	Enable interrupt request
1101	DISIN	Disable interrupt request
<u> </u>		Vectored output
0101	RDVC	Read vector output to V outputs, load V + 1 into status register, load V into vector hold register and set vector clear enable flip-flop
		Priority interrupt register clear
0001	CLRIN	Clear all interrupts
0011	CLRMR	Clear interrupts from mask register data (uses the M bus)
0010	CLRMB	Clear interrupts from M bus data
0100	CLRVC	Clear the individual interrupt associated with the last vector read
! !		Master clear
 00 00 	MCLR	Clear all interrupts, clear mask register, clear status register, clear LGE flip-flop, enable interrupt request

FIGURE 4. Instruction set.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL
C
SHEET
14

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096



☆ U.S. GOVERNMENT PRINTING OFFICE: 1987--549-08

Test output load

 Pin label 	Test circuit	R1	R2
Group Signal	В !	300 Ω	2.4 kΩ
Group advance receive	В	300Ω	2.4 kΩ
 <u>Ripple</u> disable	B 	300 Ω	2.4 kΩ
 Parallel disable	В	300Ω	2.4 kΩ
Interrupt request	С	390Ω	
 S ₀₋₂	A	300Ω	1 kΩ
Status overflow	B 1	300Ω	2.4 kΩ
V ₀₋₂	A I	300ณ	1 k Ω
M ₀₋₇	A	300Ω	1 kΩ

NOTES:

- C_L = 50 pF includes scope probe, stray wiring, and capacitances without device in test fixture.
 S₁, S₂, and S₃ are closed during function tests and all ac tests except output enable tests.
 S1 and S3 are closed while S2 is open for enable high test. S1 and S2 are closed while S3 is open for enable low test.
- 4. $C_L = 5.0$ pF for output disable tests. 5. Disable times measured from .5 V change on the output.

FIGURE 5. Switching test circuit - Continued.

STANDARDIZED SIZE A 86029 MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHO 45444 **REVISION LEVEL** SHEET С 16

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096

- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall consist of verifying the instruction set.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A	SIZE 86029			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	EL SHEET		

★ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004) 	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9
Group A test requirements (method 5005) 	1, 2, 3, 7, 8, 1 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroup 1.

** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
86029

REVISION LEVEL
C
18

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1968-549-904

6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /
8602901QX	34335 50088 50088	AM2914/BQA TS2914MCB/C TS2914MJB/C
8602901YX	34335	AM2914/BYC
 8602901UX 	34335 50088	AM2914/BUA TS2914MEB/C

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

34335

Advanced Micro Devices, Inc.

901 Thompson Place P.O. Box 3453 Sunnyvale, CA 94088

50088

Thomson Components-Mostek Corporation

1310 Electronics Drive Carrollton, TX 75006

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A 86029

REVISION LEVEL SHEET 19

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904