

P54/74PCT377/A OCTAL D FLIP-FLOP WITH CLOCK ENABLE

PRELIMINARY

T-46-07-11

★ FEATURES

- Full CMOS Implementation
- Low Power Operation
- Clock Enable for Address and Data Synchronization Application
- Eight Edge-Triggered D Flip-Flops
- Fully TTL Compatible Input and Output Levels
- 3-State Output
- Produced with PACE II Technology™
- Conventional Pinout
 - 20-Pin 300 mil DIP, SOIC
 - 20-Pad 350 mil sq. LCC


★ DESCRIPTION

The P54/74PCT377/A have eight edge-triggered, D-type flip-flops with individual D inputs and O outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input

one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The CE input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.


4

★ FUNCTIONAL BLOCK DIAGRAM




1555 01

★ LOGIC SYMBOL



1555 02

PIN CONFIGURATIONS



1555 03

PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

©1989 Performance Semiconductor Corporation



T-46-07-11

ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T_{STG}	Storage Temperature	-65 to +150	°C
T_A	Ambient Temperature Under Bias	-55 to +125	°C
V_{CC}	V_{CC} Potential to Ground	-0.5 to +7.0	V
I_{IN}	Input Current	-30 to +5.0	mA

Notes:

1555 Tbl 01

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I_{OUTPUT}	Current Applied to Output	100	mA
V_{IN}	Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_{OUT}	Voltage Applied to Output	-0.5 to $V_{CC} + 0.5$	V

1555 Tbl 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1555 Tbl 03

Supply Voltage (V_{CC})	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1555 Tbl 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ ¹	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage	2.0		$V_{CC} + 0.5$	V		
V_{IL}	Input LOW Voltage	-0.5		0.8	V		
V_H	Hysteresis		.35		V		All inputs
V_{CD}	Input Clamp Diode Voltage			-1.2	V	MIN	$I_{IN} = -18\text{mA}$
V_{OH}	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = 0.2\text{V}, \text{ or } V_{CC} - 0.2\text{V}$		$V_{CC} - 0.2$	V		$I_{OH} = -32\mu\text{A}$
		Military/Commercial (CMOS)		$V_{CC} - 0.2$	V	MIN	$I_{OH} = -300\mu\text{A}$
		Military (TTL)		2.4	V	MIN	$I_{OH} = -12\text{mA}$
		Commercial (TTL)		2.7	V	MIN	$I_{OH} = -15\text{mA}$
V_{OL}	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = 0.2\text{V}, \text{ or } V_{CC} - 0.2\text{V}$		0.2	V		$I_{OL} = 300\mu\text{A}$
		Military/Commercial (CMOS)		0.2	V	MIN	$I_{OL} = 300\mu\text{A}$
		Military (TTL)		0.5	V	MIN	$I_{OL} = 32\text{mA}$
		Commercial (TTL)		0.5	V	MIN	$I_{OL} = 48\text{mA}$
I_{IH}	Input HIGH Current			5	μA	MAX	$V_{IN} = V_{CC}$
I_{IL}	Input LOW Current			-5	μA	MAX	$V_{IN} = \text{GND}$
I_{IH}	Input HIGH Current ³			5	μA	MAX	$V_{IN} = 2.7\text{V}$
I_{IL}	Input LOW Current ³			-5	μA	MAX	$V_{IN} = 0.5\text{V}$
I_{OZH}	Off State I_{OUT} HIGH-Level Voltage Applied			10	μA	MAX	$V_{OUT} = V_{CC}$
I_{OZL}	Off State I_{OUT} LOW-Level Voltage Applied			-10	μA	MAX	$V_{OUT} = \text{GND}$
I_{OZH}	Off State I_{OUT} HIGH-Level Voltage Applied ³			10	μA	MAX	$V_{OUT} = 2.7\text{V}$
I_{OZL}	Off State I_{OUT} LOW-Level Voltage Applied ³			-10	μA	MAX	$V_{OUT} = 0.5\text{V}$
I_{OS}	Output Short Circuit Current ²	-60			mA	MAX	$V_{OUT} = 0.0\text{V}$
C_{IN}	Input Capacitance ³		5	10	pF	MAX	All inputs
C_{OUT}	Output Capacitance ³		9	12	pF	MAX	All outputs

1555 Tbl 05

Notes:

- Typical limits are at $V_{CC} = 5.0\text{V}$, $T_A = +25^\circ\text{C}$ ambient.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

- This parameter is guaranteed but not tested.

T-46-07-11

P54/74PCT377/A

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I_{CCQ}	Quiescent Power Supply Current (CMOS Inputs) Com'l Mil	.003 .003	0.3 0.5	mA mA	$V_{CC} = \text{MAX}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$, $f = 0$, Outputs Open
I_{CCQT}	Quiescent Power Supply Current (TTL Inputs)		2.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 3.4V^2$, $f = 0$, Outputs Open
I_{CCD}	Dynamic Power Supply Current ³		0.25	mA/ mHz	$V_{CC} = \text{MAX}$, One Bit Toggling, 50% Duty Cycle, $\overline{CE} = \text{GND}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$, Outputs Open
I_{CC}	Total Power Supply Current ⁵		4.0	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_i = 5\text{MHz}$, $\overline{CE} = \text{GND}$ and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
			6.0	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_i = 5\text{MHz}$, $\overline{CE} = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
			7.8 ⁴	mA	$V_{CC} = \text{MAX}$, $f_0 = 1.0\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_i = 2.5\text{MHz}$, $\overline{CE} = \text{GND}$ and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
			16.8 ⁴	mA	$V_{CC} = \text{MAX}$, $f_0 = 1.0\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_i = 2.5\text{MHz}$, $\overline{CE} = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

Notes:

- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_{CC} = I_{CCQ} + I_{CCQT} D_H N_T + I_{CCD} (f_0/2 + f_i N_i)$
 I_{CCQ} = Quiescent Current with CMOS input levels

 I_{CCQT} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

 D_H = Duty Cycle for TTL Inputs High

 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

 f_0 = Clock Frequency for Register Devices (Zero for Non-Register Devices)

 f_i = Input Frequency

 N_i = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.

1555 Tbl 06

TRUTH TABLE

Operating Mode	Inputs			Outputs
	CP	$\overline{CE}$	D	O
Load "1"	↑	l	h	H
Load "0"	↑	l	l	L
Hold (Do Nothing)	↑	h	X	No Change
	X	H	X	No Change

1555 Tbl 07

H = HIGH Voltage Level

h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition

L = LOW Voltage Level

l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition

X = Immaterial

↑ = LOW-to-HIGH Clock Transition

T-46-07-11

AC CHARACTERISTICS

Symbol	Parameter	P54/74PCT377						P54/74PCT377A						Units	Fig. No.
		$T_A=+25^{\circ}\text{C}$ $V_{CC}=+5.0\text{V}$	MIL		COM'L		$T_A=+25^{\circ}\text{C}$ $V_{CC}=+5.0\text{V}$	MIL		COM'L					
		Typ.	Min. ¹	Max.	Min. ¹	Max.	Typ.	Min. ¹	Max.	Min. ¹	Max.				
t_{PLH} t_{PHL}	Propagation Delay Clock to Output	7.0 7.0	2.0 2.0	15.0 15.0	2.0 2.0	13.0 13.0	5.0 5.0	2.0 2.0	8.3 8.3	2.0 2.0	7.2 7.2	ns ns	1 5		

Note: AC Characteristics guaranteed with $C_L = 50\text{pF}$ as shown in Figure 1.

1555 Tbl 08

AC OPERATING REQUIREMENTS

Symbol	Parameter	P54/74PCT377						P54/74PCT377A						Units	Fig. No.
		$T_A=+25^{\circ}\text{C}$ $V_{CC}=+5.0\text{V}$	MIL		COM'L		$T_A=+25^{\circ}\text{C}$ $V_{CC}=+5.0\text{V}$	MIL		COM'L					
		Typ.	Min.	Max.	Min.	Max.	Typ.	Min.	Max.	Min.	Max.				
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW Data to CP	1.0 1.0	3.0 3.0		2.5 2.5		1.0 1.0	2.0 2.0		2.0 2.0		ns	4		
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW Data to CP	1.0 1.0	2.5 2.5		2.0 2.0		1.0 1.0	1.5 1.5		1.5 1.5		ns	4		
$t_w(\text{H})$ $t_w(\text{L})$	Setup Time, HIGH or LOW $\overline{\text{CE}}$ to CP	1.5 1.5	3.0 3.0		3.0 3.0		1.0 1.0	2.0 2.0		2.0 2.0		ns	5		
$t_w(\text{H})$ $t_w(\text{L})$	Hold Time, HIGH or LOW $\overline{\text{CE}}$ to CP	3.0 3.0	5.0 5.0		4.0 4.0		1.0 1.0	2.0 2.0		2.0 2.0		ns	6		
$t_w(\text{L})$	Clock Pulse Width LOW ²	4.0	7.0		7.0		4.0	7.0		6.0		ns	6		

Notes:

- Minimum limits are guaranteed but not tested on Propagation Delays.
- With one data channel toggling, $t_w(L) = t_w(H) = 2.0\text{ns}$ and $t_s = t_h = 1.0\text{ns}$.

1555 Tbl 09

ORDERING INFORMATION

PxxPCT Temp. Class	xxxx Device type	x Package	x Temperature	x Processing	
				B	MIL-STD-883, Class B
				C	0°C to +70°C
				M	-55°C to +125°C
				P	Plastic DIP
				D	CERDIP
				S	Small Outline IC
				L	Leadless Chip Carrier
				377	OCTAL D FLIP-FLOP w/Clock Enable
				377A	Fast Speed OCTAL D FLIP-FLOP w/Clock Enable
				74	Commercial
				54	Military

1555 04

TECHDOC 1555