P54/74FCT480/A/B (P54/74PCT480/A/B) P54/74FCT481/A/B (P54/74PCT481/A/B) DUAL ODD-PARITY, DUAL EVEN-PARITY GENERATOR/CHECKERS

FEATURES

- Function, Pinout and Drive Compatible with the FCT and F Logic
- FCT-A speed at 7.5ns max. (Com'l) FCT-B speed at 5.6ns max. (Com'l)
- CMOS V_{OH} Levels for Low Power Consution —Typically 1/3 of Fast Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V

- 64 mA Sink Current (Com'l), 32 mA (Mil) 15 mA Source Current (Com'l), 12 mA (Mil)
- **Two 8-Bit Parity Generator/Checkers Per Device**
- Open Drain Low-Active Parity Error Output
- Expandable For Larger Word Widths
- Manufactured in 0.7 micron PACE Technology™

*

DESCRIPTION

The 'FCT480 and 'FCT481 are high speed dual 8-bit parity generator/checkers. Each parity generator/checker accepts eight data bits and one parity bit as inputs, and generates a parity and a parity error output. The 'FCT480 generates and checks odd parity, while the 'FCT481 generates and checks even parity. In the CHECK mode, the parity output for each generator in the 'FCT480 ('FCT481) is low whenever an odd (even) number of inputs is high; the common parity error output in the 'FCT480 or the 'FCT481 is low, indeicating an error, if either of the generated parity outputs is high. In the GENERATE mode, the two input parity bits are disabled and each device functions as in the CHECK mode.


The parity error output is open-drain, designed for easy


expansion of the word width by a simple wired-OR connection of several 'FCT480 and 'FCT481 type devices. Since additional logic is not needed, the parity generation and checking times remain the same as for each 'FCT480 device.

The 'FCT480 and 'FCT481 are manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picoseconds loaded* internal gate delays.

The 'FCT480 and 'FCT481 are available in 24-pin 300 mil DIP and SOIC packages providing excellent board level densities.

*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.





PERFORMANCE
SEMICONDUCTOR CORPORATION


Means Quality, Service and Speed

©1992 Performance Semiconductor Corporation

6/1/92-4

1

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
TA	Ambient Temperature Under Bias	-65 to +135	°C
V _{cc}	V _{cc} Potential to Ground	-0.5 to +7.0	٧
P _T	Power Dissipation	0.5	W

Mataa		
Notes:		

900 TH 0

Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I _{OUTPUT}	Current Applied to Output	120	mA
V _{IN}	Input Voltage	-0.5 to +7.0	V
V _{out}	Voltage Applied to Output	-0.5 to +7.0	V

1900 Tbi 02

RECOMMENDED OPERATING CONDITIONS³

Free Air Ambient Temperature	Min	Max
Military	–55°C	+125°C
Commercial	0°C	+70°C

Notes:

1900 TH 0

Unless otherwise restricted or extended by detail specifications.

Supply Voltage (V _{cc})	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1900 Tbl 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol		Parameter	Min	Typ¹	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Vo	oltage	2.0			V		
V _{IL}	Input LOW Vo	ltage			0.8	V		
V _H	Hysteresis			0.2		V		All inputs
V _{iK}	Input Clamp D	iode Voltage		-0.7	-1.2	V	MIN	I _{IN} = -18mA
		$V_{cc} = 3V, V_{iN} = 0.2V, or V_{cc} - 0.2V$	V _{cc} - 0.2			V		I _{OH} = -32μA
V _{OH}	Output HIGH Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	V _{cc} - 0.2 2.4 2.7	V _{cc} 4.3 4.3		V V	MIN MIN MIN	I _{OH} = -12mA
		$V_{cc} = 3V$, $V_{iN} = 0.2V$, or $V_{cc} - 0.2V$	V _{cc} - 0.2			V		I _{он} = -300µA
V _{OL}	Output LOW Voltage	Military Commercial Commercial		0.3 0.3 0.3	0.5 0.5 0.5	>	MIN MIN MIN	I _{OL} = 48mA
I _{IH}	Input HIGH Cu	rrent		-	5	μА	MAX	V _{IN} = 2.7V
i _{IL}	Input LOW Cu	rrent			- 5	μА	MAX	V _{IN} = 0.5V
I _{ozh}	Off State Iour I	HGH-Level Output Current			10	μА		V _{out} = 2.7V
lozL	Off State I _{out} L	OW-Level Output Current			-10	μА		V _{our} = 0.5V
los	Output Short C	ircuit Current ²	60	-120	-225	mA		V _{OUT} = 0.0V
OFF	Power-off Disa	ble			100	μА	٥٧	V _{out} = 4.5V
Cin	Input Capacita	nce ³		6	10	ρF	MAX	
C _{out}	Output Capacit	ance ³		8	12	ρF	MAX	All outputs
Notes:		er Supply Current		0.2	1.5	mA	MAX	V _{IN} ≤ 0.2V, V _{IN} ≥ V _{CC} -0.2V

^{1.} Typical limits are at $V_{cc} = 5.0V$, $I_A = +25^{\circ}C$ ambient.

1900 Tbl 05

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence

^{2.} Unused inputs must always be connected to an appropriate logic voltage level, preferably either $\rm V_{cc}$ or ground.

^{2.} Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ¹	Max	Units	Conditions
Δl _{cc}	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = MAX$, $V_{IN} = 3.4V^2$, $f_1 = 0$, Outputs Open
I _{CCD}	Dynamic Power Supply Current ³	0.2	0.35	mA/MHz	V_{CC} = MAX, One Bit Toggling, 50% Duty Cycle, Outputs Open, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
		2.0	5.0	mA	$V_{\rm CC}$ = MAX, Outputs Open, One Bit Toggling at f ₁ = 2.5MHz, 50% Duty Cycle, $V_{\rm IN} \le 0.2 {\rm V}$ or $V_{\rm IN} \ge V_{\rm CC} - 0.2 {\rm V}$
l _c		2.5	7.0	mA	V_{CC} = MAX, Outputs Open, One Bit Toggling at f, = 2.5MHz, 50% Duty Cycle, V_{IN} = 3.4V or V_{IN} = GND
	Total Power Supply Current⁵	7.25	13.75	mA	V_{CC} = MAX, Outputs Open, Eight Bits Toggling at f ₁ = 2.5MHz, 50% Duty Cycle, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
		10.25	22.75	mA	V_{CC} = MAX, Outputs Open, Eight Bits Toggling at f_1 = 2.5MHz, 50% Duty Cycle, V_{IN} = 3.4V or V_{IN} = GND

1. Typical values are at V_{cc} = 5.0V, +25°C ambient. 2. Per TTL driven input (V_{N} = 3.4V); all other inputs at V_{cc} or GND.

3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

4. Values for these conditions are examples of the $I_{\rm cc}$ formula. These limits are guaranteed but not tested.

5. $I_{c} = I_{\text{OLIESCENT}} + I_{\text{NPUTS}} + I_{\text{DYNAMIC}}$ $I_{c} = I_{\text{CCOC}} + \Delta I_{\text{CC}} \cdot D_{\text{H}} N_{\text{T}} + I_{\text{CCD}} (f_{\text{g}}/2 + f_{\text{t}} N_{\text{t}})$

Icc = Quiescent Current with CMOS input levels

 ΔI_{cc} = Power Supply Current for a TTL High Input ($V_{N} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_u

I_{ccp} = Dynamic Current Caused by an Input Transition Pair

= Clock Frequency for Register Devices (Zero for Non-Register Devices)

= Input Frequency

= Number of Inputs at f,

All currents are in milliamps and all frequencies are in megahertz.

AC CHARACTERISTICS (Minimum values for propagation delays are 1.5 ns, guaranteed by design)

			T480 T481		'FCT480A 'FCT480B 'FCT481A 'FCT481B			
Symbol	Parameter	Mil.	Com'i.	Mil.	Com'l.	Mil.	Com'l.	Unit
t _{PLH}	Propagation Delay A _n to ODD	17.0	13.0	9.5	7.5	7.0	5.6	ns
t _{PHL}		16.0	13.0	9.0	7.0	6.6	5.6	ns
t _{PLH} *	Propagation Delay A _n to ERR	17.0	13.0	9.0	7.0	7.0	5.6	ns
t _{PHL}		20.0	16.0	10.5	8.5	8.1	6.5	ns
t _{PLH}	Propagation Delay	15.0	12.0	8.5	6.5	6.3	5.9	ns
t _{PHL}	CHK/GEN to ODD	18.0	15.0	10.0	7.5	7.4	5.9	ns
t _{PLH} *	Propagation Delay	17.0	14.0	9.5	7.5	7.1	5.7	ns
t _{PHL}	CHK/GEN to ERR	16.0	13.0	9.0	7.0	6.9	5.5	ns

 $^*t_{PUH}$ is measured up to $V_{OUT} = V_{OL} + 0.3V$

1900 Tbl 07

6/1/92-4

'FCT481T TRUTH TABLE

	Inputs						Outputs		
A1 to H1	A2 to H2	CHK/nGEN	OPAR1	OPAR2	ODD1	ODD2	nPER		
	Number of A2 to		Н	Н	Н	Н	L		
		Н	L	Н	L	Н	L		
	H2 Inputs HIGH		Н	L	Н	L	L		
	is EVEN		L	L	L	L	Н		
Number of A1 to H1 Inputs HIGH		L	GEN OPAR1 OPAR2 ODD1 ODD2 nPER H H H H L L H L H L H L H L L						
is EVEN	Number of Inputs HIGH A2 to H2 is ODD		Н	Н	Н	L	L		
		Н	L	н	L	L	Н		
			Н	L	Н	н	L		
			L	L	L	н	L		
		L	X	X	L	Н	L		
i			Н	Н	L	Н	٦		
	Number of A2 to	н	L	Н	Н	Н	L		
	H2 Inputs HIGH		Н	L	Ļ	L	Н		
	is EVEN		L	L	Н	L	L		
Number of A1 to H1 Inputs HIGH		L	X	X	Н	L	L		
is ODD			Н	Н	L	L	Н		
	Number of A2 to	н	L	н	Н	L	L		
	H2 Inputs HIGH	''	н	L	L	Н	L		
	is ODD		L	L	Н	н	L		
		L	X	Х	Н	Н	L		


1900 Tbi 08

zi

'FCT480T TRUTH TABLE

	Inputs						Outputs		
A1 to H1	A2 to H2	CHK/nGEN	EPAR1	EPAR2	EVEN1	EVEN2	nPER		
	Number of A2 to		Н	Н	L	L	Н		
		Н	L	Н	н	L	L		
	H2 Inputs HIGH		Н	L	L	Н	L		
	is EVEN		L	L	Н	Н	L		
Number of A1 to H1 Inputs HIGH		L	N EPAR1 EPAR2 EVEN1 EVEN2 nPER H H L L H L H H L L H L L H L						
is EVEN	Number of Inputs HIGH A2 to H2 is ODD	Н	Н	L	Н	L			
			L	Н	Н	н	L		
		,,	Н	L	L	L	Н		
			L		Н	L	L		
		L	Х	X	Н	L	L		
	Number of A2 to	н	Н	Н	Н	L	L		
			L	Н	L	L	Н		
	H2 Inputs HIGH	''	Н	L	H	Н	L		
Aborrh a caf Add	is EVEN		L	L	٦	Н	L		
Number of A1 to H1 Inputs HIGH		L	Х	Х	L	Н	L		
is ODD			Н	Н	Н	Н	L		
	Number of A2 to	н [L	Н	L	Н	L		
	H2 Inputs HIGH	''	н	L	н	L	L		
	is ODD		L	L	L	L	Н		
		L	X	X	L	L	Н		

1900 Tti 09



1551 03

461654 - 3

SEP 2 2 1992 032284 V_ £