Jt. N = 3, 5 (392

P54/74FCT521/A/B/C (P54/74PCT521/A/B/C) ULTRA-HIGH SPEED CMOS 8-BIT IDENTITY COMPARATORS

FEATURES

 \mathbf{x}_{i}^{L}

- Function, Pinout, and Drive Compatible with the FCT and F Logic
- FCT-C speed at 4.5ns max. (Com'l) FCT-B speed at 5.5ns max. (Com'!)
- CMOS V_{OH} Levels for Low Power Consumption
 Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices

- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 64 mA Sink Current (Com'l), 48 mA (Mil) 15 mA Source Current (Com'l), 12 mA (Mil)
- Dsigned for Easy Expansion to Wider Word Widths
- Operational over the Full Commercial and Military Temperature Ranges
- Input Clamp Diode to Limit Bus Reflections
- Manufactured in 0.8 micron PACE Technology™

DESCRIPTION

The 'FCT521 are ultra-fast expandable eight-bit comparators. Each device compares two words of upto 8 bits each. The output goes to a low level when the two words being compared match bitwise. The word width maybe expanded by cascading (i.e., connecting the output of the comparator to the expansion input $\bar{I}_{A=B}$ of another 'FCT521 device) or by logically ORing the outputs of several 'FCT521 devices. If not used for expansion, $\bar{I}_{A=B}$ must be set at CMOS low voltage. The CMOS comparator typically dissipates one-third the power of its slower bipolar equivalents. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without requiring additional components.

The 'FCT521s are members of the PACE LOGIC™ Family which includes byte-wide bus interface and memory related components. PACE LOGIC is manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths giving 500 picoseconds loaded* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection and single-event-upset protection, and is supported by a Class 1 environment facility for volume production.


*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature and 5.0V supply.

FUNCTIONAL BLOCK DIAGRAM

A₀ B₀ A₁ B₁ A₂ B₂ A₃ B₃ A₄ B₄ A₅ B₅ A₆ B₈ A₇ B₇ T_{A-B} 1819 01

PIN CONFIGURATIONS

1



PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

©1992 Performance Semiconductor Corporation

3/30/92 - 4

ABSOLUTE MAXIMUM RATINGS12

Symbol	Parameter	Value	Unit
T _{stG}	Storage Temperature	-65 to +150	°C
TA	Ambient Temperature Under Bias	-65 to +135	°C
V _{cc}	V _{cc} Potential to Ground	-0.5 to +7.0	٧
I _{IN}	Input Current	-30 to +5.0	mA

N	•	1	•	

1819 Tet 01

1819 Tbi 03

 Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
l _{OUTPUT}	Current Applied to Output	120	mA
V _{IN}	Input Voltage	-0.5 to $V_{cc} + 0.5$	٧
V _{out}	Voltage Applied to Output	-0.5 to $V_{cc} + 0.5$	٧

1819 TH 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either $\rm V_{\rm cc}$ or ground.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

Military	
Commercial	

Supply Voltage (V_{cc})

1819 Tbi 04

Max

+5.5V

+5.25V

Min

+4.5V +4.75V

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol		Parameter	Min	Typ¹	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIC	GH Voltage	2.0			V		
V _{IL}	Input LO	W Voltage			0.8	V		
V _H	Hysteres	iis		0.35		V		All inputs
V _{CD}	Input Cla	mp Diode Voltage		-0.7	-1.2	V	MIN	I _{IN} = -18mA
		$V_{CC} = 3V$, $V_{IN} = 0.2V$, or $V_{CC} - 0.2V$	$V_{cc} - 0.2$	V _{cc}		٧		I _{OH} = -32μΑ
V _{OH}	Output HIGH Voltage	Output Military/Commercial (CMOS) HIGH Military (TTL)		V _{cc} 4.3 4.3		V V V	MIN MIN MIN	I _{OH} = -12mA
		$V_{CC} = 3V$, $V_{IN} = 0.2V$, or $V_{CC} - 0.2V$		GND	0.2	٧		I _{OL} = 300μΑ
V _{OL}	Output LOW Voltage	Military/Commercial (CMOS) ³ Military (TTL) Commercial (TTL) Commercial (TTL)		GND 0.3 0.3 0.3	0.2 0.5 0.5 0.5	V V V	MIN MIN MIN MIN	I _{OL} = 32mA I _{OL} = 48mA
I,,,	Input HIC	GH Current			5	μА	MAX	$V_{IN} = V_{CC}$
I _{IL}	Input LO	W Current			– 5			V _{IN} = GND
i _{ne}	Input HIGH Current ³				5	μА	MAX	V _{OUT} = 2.7V
I	Input LOW Current ³				- 5			V _{OUT} = 0.5V
los	Output Short Circuit Current ²		-60	-120				V _{OUT} = 0.0V
C _{IN}	Input Capacitance ³			5	10	pF		All inputs
C _{out}	Output C	apacitance ³		9	12	pF		All outputs

Notes

1. Typical limits are at $V_{cc} = 5.0V$, $T_A = +25$ °C ambient.

2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I os tests should be performed last.

3. This parameter is guaranteed but not tested.

181910100

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ¹	Max	Units	Conditions
l _{cc}	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{CC} = MAX, f_1 = 0,$ Outputs Open, $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{CC} - 0.2V$
ΔΙ _{cc}	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = MAX$, $V_{IN} = 3.4V^2$, $f_1 = 0$, Outputs Open
I _{CCD}	Dynamic Power Supply Current ³	0.15	0.25	mA/ mHz	V_{CC} = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} = 0.2V$
l _c	Total Power Supply Current⁵	1.7	4.0	mA	V_{CC} = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open, f_1 = 10MHz, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
		2.0	5.0	mA	V_{CC} = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open, f_1 = 10MHz, V_{IN} = 3.4V or V_{IN} = GND

Notes:

1. Typical values are at V_{cc} = 5.0V, +25°C ambient. 2. Per TTL driven input (V_N = 3.4V); all other inputs at V_{cc} or GND.

3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

4. Values for these conditions are examples of the $I_{\rm cc}$ formula. These limits are guaranteed but not tested.

 $\begin{array}{ll} I_{c} &= I_{\text{OUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}} \\ I_{c} &= I_{cc} + \Delta I_{cc} D_{\text{H}} N_{\text{T}} + I_{ccp} (f_{\text{g}}/2 + f_{\text{t}} N_{\text{t}}) \\ I_{cc} &= \text{Quiescent Current with CMOS input levels} \end{array}$

ΔI_{cc} = Power Supply Current for a TTL High Input $(V_{IN} = 3.4V)$

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{cco} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

= Clock Frequency for Register Devices (Zero for Non-Register Devices)

= Input Frequency

= Number of Inputs at f,

All currents are in milliamps and all frequencies are in megahertz.

TRUTH TABLE

Inp	Output	
Ī _{A = B}	O _{A = B}	
L	A = B*	L
L	A≠B	н
Н	A = B*	Н
Н	A≠B	Н

H = HIGH Voltage Level L = LOW Voltage Level

 ${}^*A_0 = B_0, A_1 = B_1, A_2 = B_2, \text{ etc.}$

1819 Tbl 07

AC CHARACTERISTICS

Symbol		'FCT521			'FCT521A						
	Parameter	MIL		COM'L		MIL		COM'L		Units	Fig. No.
		Min.¹	Max.	Min.¹	Max.	Min.1	Max.	Min.¹	Max.		1 .40.
t _{PLH} t _{PHL}	Propagation Delay A_N or B_N to \overline{O}_{A-B}	1.5	15.0	1.5	11	1.5	9.5	1.5	7.2	ns	1, 2, 3
t _{eur} t _{eur}	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	1.5	8.5	1.5	7.5	1.5	7.8	1.5	6.0	ns	1, 3

1819 Tbi 06

AC CHARACTERISTICS


Symbol		'FCT521B			'FCT521C						
	Parameter	MIL		COM'L		MIL		COM'L		Units	Fig. No.
		Min.1	Max.	Min.¹	Max.	Min.1	Max.	Min.¹	Max.		
t _{PLH} t _{PHL}	Propagation Delay A_N or B_N to \overline{O}_{A-B}	1.5	7.3	1.5	5.5	1.5	5.1	1.5	4.5	ns	1, 2, 3
t _{PLH} t _{PHL}	Propagation Delay \overline{I}_{A-B} to \overline{O}_{A-B}	1.5	6.0	1.5	4.6	1.5	4.5	1.5	4.1	ns	1, 3

1819 Tbl 09

Note:

1. AC Characteristics guaranteed with C_L = 50pF. Minimum limits are guaranteed but not tested on Propagation Delays.

ORDERING INFORMATION



1819 03

AE1819-3