

# P54/74PCT543/A P54/74PCT544/A OCTAL REGISTERED TRANSCEIVER

PRELIMINARY

T-52-3(

## FEATURES

- Full CMOS Implementation
- Low Power Operation
- 8-Bit Octal Transceiver with D Type Latches
- Separate Controls for Data Flow in Each Direction
- Back to Back Latches for Storage
- Fully TTL Compatible Input and Output Levels
- Three-State Output
- Produced with PACE II Technology™
- Compact Pinout
  - 24-Pin 300 mil DIP, SOIC
  - 28-Pad 450 mil sq. LCC


## DESCRIPTION

The P54/74PCT543/A and P54/74PCT544/A Octal Registered Transceivers contain two sets of eight D-type latches with separate Latch Enable (LEAB, LEBA) and Output Enable (OEAB, OEBAA) controls for each set to permit independent control of inputting and outputting in either direction of data flow. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A0-A7 or to take data from B0-B7, as indicated in the truth table. With CEAB LOW, a


LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their output no longer change with the A inputs. With CEAB and OEAB both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses CEAB, LEAB and OEAB inputs.

4

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL BLOCK DIAGRAM




Means Quality, Service and Speed

©1989 Performance Semiconductor Corporation


## PIN CONFIGURATIONS

T-52-31

'PCT543




DIP (D4, P4) SOIC (S4)




LCC (L5-1)

1569 05

'PCT544





DIP (D4, P4) SOIC (S4)



LCC (L5-1)

1569 06

## LOGIC SYMBOL



## PIN DESCRIPTIONS

Pin Name	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
A <sub>0</sub> -A <sub>7</sub>	A-to-B Data Inputs or B-to-A 3-State Outputs
B <sub>0</sub> -B <sub>7</sub>	B-to-A Data Inputs or A-to-B 3-State Outputs

1569 Tbl 01

4

ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

Symbol	Parameter	Value	Unit
$T_{STA}$	Storage Temperature	-65 to +150	°C
$T_A$	Ambient Temperature Under Bias	-55 to +125	°C
$V_{CC}$	$V_{CC}$ Potential to Ground	-0.5 to +7.0	V
$I_{IN}$	Input Current	-30 to +5.0	mA

Notes:  
1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

1569 Tbl 02

## T-52-31

Symbol	Parameter	Value	Unit
$I_{OUTPUT}$	Current Applied to Output	100	mA
$V_{IN}$	Input Voltage	-0.5 to $V_{CC}$ + 0.5	V
$V_{OUT}$	Voltage Applied to Output	-0.5 to $V_{CC}$ + 0.5	V

1569 Tbl 03

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.

## RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military Commercial	-55°C 0°C	+125°C +70°C

1569 Tbl 04

Supply Voltage ( $V_{CC}$ )	Min	Max
Military Commercial	+4.5V +4.75V	+5.5V +5.25V

1569 Tbl 05

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter		Min	Typ <sup>1</sup>	Max	Units	$V_{CC}$	Conditions
$V_{IH}$	Input HIGH Voltage		2.0		$V_{CC}$ + 0.5	V		
$V_{IL}$	Input LOW Voltage		-0.5		0.8	V		
$V_H$	Hysteresis		.35			V		All inputs
$V_{CD}$	Input Clamp Diode Voltage				-1.2	V	MIN	$I_{IN} = -18mA$
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3V, V_{IN} = 0.2V$ , or $V_{CC} - 0.2V$	$V_{CC} - 0.2$			V		$I_{OH} = -32\mu A$
		Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	$V_{CC} - 0.2$ 2.4 2.7			V	MIN	$I_{OH} = -300\mu A$
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3V, V_{IN} = 0.2V$ , or $V_{CC} - 0.2V$			0.2	V		$I_{OL} = 300\mu A$
		Military/Commercial (CMOS) Military (TTL) Commercial (TTL)			0.2 0.55 0.55	V	MIN MIN MIN	$I_{OL} = 300\mu A$ $I_{OL} = 48mA$ $I_{OL} = 64mA$
$I_{IH}$	Input HIGH Current				5	$\mu A$	MAX	$V_{IN} = V_{CC}$
$I_{IL}$	Input LOW Current				-5	$\mu A$	MAX	$V_{IN} = GND$
$I_{IH}^3$	Input HIGH Current <sup>3</sup>				5	$\mu A$	MAX	$V_{IN} = 2.7V$
$I_{IL}^3$	Input LOW Current <sup>3</sup>				-5	$\mu A$	MAX	$V_{IN} = 0.5V$
$I_{IH}^3$	Input HIGH Current (I/O Pins only)				15	$\mu A$	MAX	$V_{IN} = V_{CC}$
$I_{IL}^3$	Input LOW Current (I/O Pins only)				-15	$\mu A$	MAX	$V_{IN} = GND$
$I_{IH}^3$	Input HIGH Current <sup>3</sup> (I/O Pins only)				15	$\mu A$	MAX	$V_{IN} = 2.7V$
$I_{IL}^3$	Input LOW Current <sup>3</sup> (I/O Pins only)				-15	$\mu A$	MAX	$V_{IN} = 0.5V$
$I_{OS}$	Output Short Circuit Current <sup>2</sup>		-60			mA	MAX	$V_{OUT} = 0.0V$
$C_{IN}$	Input Capacitance <sup>3</sup>			5	10	pF		All inputs
$C_{OUT}$	Output Capacitance <sup>3</sup>			9	12	pF		All outputs

1569 Tbl 06

## Notes:

1. Typical limits are at  $V_{CC} = 5.0V$ ,  $T_A = +25^\circ C$  ambient.
2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

3. This parameter is guaranteed but not tested.

## DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Type <sup>1</sup>	Max	Units	Conditions
$I_{ccac}$	Quiescent Power Supply Com'l Current (CMOS Inputs) Mil	.003 .003	0.3 0.5	mA mA	$V_{cc} = \text{MAX}$ , $V_{in} \leq 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$ , $f = 0$ , Outputs Open
$I_{ccor}$	Quiescent Power Supply Current (TTL Inputs)		2.0	mA	$V_{cc} = \text{MAX}$ , $V_{in} = 3.4V^2$ , $f = 0$ , Outputs Open
$I_{ccd}$	Dynamic Power Supply Current <sup>3</sup>		0.25	mA/ mHz	$V_{cc} = \text{MAX}$ , One Input Toggling, 50% Duty Cycle, $\overline{CEAB} + \overline{OEAB} = \text{Low}$ , $V_{in} \leq 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$ , Outputs Open, $\overline{CEAB} = \text{High}$
$I_{cc}$	Total Power Supply Current <sup>5</sup>		4.0	mA	$V_{cc} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , $\overline{CEAB} + \overline{OEAB} = \text{Low}$ 50% Duty Cycle, Outputs Open, $\overline{CEBA} = \text{High}$ One Bit Toggling at $f_1 = 5\text{MHz}$ , $f_0 = \overline{LEAB} = 10\text{MHz}$ $V_{in} \leq 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$
			5.6	mA	$V_{cc} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , $\overline{CEAB} + \overline{OEAB} = \text{Low}$ 50% Duty Cycle, Outputs Open, $\overline{CEBA} = \text{High}$ One Bit Toggling at $f_1 = 5\text{MHz}$ , $f_0 = \overline{LEAB} = 10\text{MHz}$ $V_{in} = 3.4V$ or $V_{in} = \text{GND}$
			7.8 <sup>4</sup>	mA	$V_{cc} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , $\overline{CEAB} + \overline{OEAB} = \text{Low}$ 50% Duty Cycle, Outputs Open, $\overline{CEBA} = \text{High}$ Eight Bits Toggling at $f_1 = 5\text{MHz}$ , $f_0 = \overline{LEAB} = 10\text{MHz}$ $V_{in} \leq 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$
			15.0 <sup>4</sup>	mA	$V_{cc} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , $\overline{CEAB} + \overline{OEAB} = \text{Low}$ 50% Duty Cycle, Outputs Open, $\overline{CEBA} = \text{High}$ Eight Bits Toggling at $f_1 = 5\text{MHz}$ , $f_0 = \overline{LEAB} = 10\text{MHz}$ $V_{in} = 3.4V$ or $V_{in} = \text{GND}$

## Notes:

- Typical values are at  $V_{cc} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{in} = 3.4V$ ); all other inputs at  $V_{cc}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{cc}$  formula. These limits are guaranteed but not tested.
- $I_{cc} = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_{cc} = I_{ccac} + I_{ccor} D_H N_T + I_{ccd}(f_1/2 + f_0 N_I)$   
 $I_{ccac} = \text{Quiescent Current with CMOS Input levels}$

1569 Tbl 07

 $I_{ccor}$  = Power Supply Current for a TTL High Input  
( $V_{in} = 3.4V$ ) $D_H$  = Duty Cycle for TTL Inputs High $N_T$  = Number of TTL Inputs at  $D_H$  $I_{ccd}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices) $f_1$  = Input Frequency $N_I$  = Number of Inputs at  $f_1$ 

All currents are in millamps and all frequencies are in megahertz.

4

## TRUTH TABLE FOR A-TO-B (Symmetric with B-to-A)

Inputs			Latch Status	Outputs 'PCT543	Outputs 'PCT544
CEAB	LEAB	OEAB	A-TO-B	B0-B7	B0-B7
H	X	X	Storing	High Z	High Z
X	H	-	Storing	-	-
X	-	H	-	High Z	High Z
L	L	L	Transparent	Current A Inputs	Previous A Inputs
L	H	L	Storing	Previous A Inputs	Current A Inputs

1569 Tbl 08

4-85

\* = Before LEAB LOW-to-HIGH Transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown: B-to-A flow control is the same, except using CEBA, LEBA, and OEBA

T-52-31

## AC CHARACTERISTICS

Sym.	Parameter	P54/74PCT543 P54/74PCT544					P54/74PCT543A P54/74PCT544A					Units	Fig. No.	
		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L		
		Typ.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Typ.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	
$t_{PLH}$	Propagation Delay Transparent Mode $A_n$ to $B_n$ or $B_n$ to $A_n$	5.0	2.0	10.0	3.0	8.5	4.5	1.0	7.0	2.0	6.0	ns	1	
$t_{PHL}$		5.0	2.0	10.0	3.0	8.5	5.5	1.0	8.5	2.0	7.0	ns	5	
$t_{PLH}$	Propagation Delay $\overline{LEBA}$ to $A_n$ $\overline{LEBA}$ to $B_n$	8.5	3.0	14.0	3.0	12.5	5.0	1.0	8.0	2.0	6.5	ns	1	
$t_{PHL}$		8.5	3.0	14.0	3.0	12.5	6.5	1.0	9.5	2.0	8.0	ns	5	
$t_{PZH}$	Output Enable Time $\overline{OEBA}$ or $\overline{OEAB}$ to $A_n$ or $B_n$	7.0	3.0	14.0	3.0	12.0	4.5	1.0	8.0	1.0	6.5	ns	1	
$t_{PZL}$	$\overline{OEBA}$ or $\overline{CEAB}$ to $A_n$ or $B_n$	7.0	3.0	14.0	3.0	12.0	4.5	1.0	7.5	1.0	5.5	ns	7	
$t_{PHZ}$	Output Disable Time $\overline{OEBA}$ or $\overline{OEAB}$ to $A_n$ or $B_n$	5.5	2.5	13.0	2.5	9.0	3.5	1.0	4.5	1.0	5.5	ns	1	
$t_{PLZ}$	$\overline{CEBA}$ or $\overline{CEAB}$ to $A_n$ or $B_n$	5.5	2.5	13.0	2.5	9.0	3.0	1.0	4.0	1.0	3.5	ns	7	
													8	

Note: Minimum limits are guaranteed on Propagation Delays.

1569 Tbl 09

## AC OPERATING REQUIREMENTS

Sym.	Parameter	P54/74PCT543 P54/74PCT544					P54/74PCT543A P54/74PCT544A					Units	Fig. No.	
		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L		
		Typ.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Typ.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	
$t_s(H)$	Set-up Time HIGH or LOW $A_n$ or $B_n$ to $\overline{LEBA}$ or $\overline{LEAB}$	-	3.0	-	3.0	-	-	2.0	-	2.0	-	ns	9	
$t_s(L)$		-	3.0	-	3.0	-	-	2.0	-	2.0	-	ns		
$t_h(H)$	Hold Time HIGH or LOW $A_n$ or $B_n$ to $\overline{LEBA}$ or $\overline{LEAB}$	-	3.0	-	3.0	-	-	2.0	-	2.0	-	ns	9	
$t_h(L)$		-	3.0	-	3.0	-	-	2.0	-	2.0	-	ns		

1569 Tbl 10

## AC OPERATING REQUIREMENTS

Sym.	Parameter	P54/74PCT543 P54/74PCT544				P54/74PCT543A P54/74PCT544A				Units	Fig. No.		
		T <sub>A</sub> =+25°C V <sub>cc</sub> =+5.0V		MIL		COM'L		T <sub>A</sub> =+25°C V <sub>cc</sub> =+5.0V		MIL			
		Typ.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Typ.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
t <sub>s</sub> (H)	Set-up Time HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to LEBA or LEAB	—	3.0	—	3.0	—	—	2.0	—	2.0	—	ns	9
t <sub>s</sub> (L)	Hold Time HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to LEBA or LEAB	—	3.0	—	3.0	—	—	2.0	—	2.0	—	ns	9
t <sub>h</sub> (H)	Hold Time HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to LEBA or LEAB	—	3.0	—	3.0	—	—	2.0	—	2.0	—	ns	9
t <sub>h</sub> (L)	Hold Time HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to LEBA or LEAB	—	3.0	—	3.0	—	—	2.0	—	2.0	—	ns	9

1569 Tbl 10

4

## ORDERING INFORMATION

PxxPCT Temp. Class	XXXX Device type	X Package	X Temperature	X Processing							
					B	MIL-STD-883, Class B					
					C	0°C to +70°C					
					M	-55°C to +125°C					
					P	Plastic DIP					
					D	CERDIP					
					S	Small Outline IC					
					L	Leadless Chip Carrier					
					543	Non-Inverting Octal Registered Transceiver					
					544	Inverting Octal Registered Transceiver					
					543A	Fast Non-Inverting Octal Registered Transceiver					
					544A	Fast Inverting Octal Registered Transceiver					
					74	Commercial					
					54	Military					
											1569 07