

P54/74PCT651/651A P54/74PCT652/652A OCTAL TRANSCEIVERS/REGISTER

T-52-31

FEATURES

- Full CMOS Implementation
- Low Power Operation
- Independent Register for A and B Buses
- Choice of Non-Inverting and Inverting Data Transfer
- Multiplexed Real-Time and Stored Data Transfer
- Bidirectional Bus Transceiver and Registers
- Fully TTL Compatible Input and Output Levels
- 3-State Output
- Produced with PACE Technology™
- Compact Pinout
 - 24-Pin 300 mil DIP, SOIC
 - 28-Pad 450 mil sq. LCC




DESCRIPTION

The P54/74PCT651/A and P54/74PCT652/A consist of bus transceiver circuits, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. GAB and GBA control pins are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

4

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS

DIP (D4, P4), SOIC (S4)	LCC (L5-1)																																																																																																												
<table border="1"> <thead> <tr> <th>Pin</th> <th>Function</th> <th>Pin</th> <th>Function</th> </tr> </thead> <tbody> <tr><td>1</td><td>V_{CC}</td><td>24</td><td>GAB</td></tr> <tr><td>2</td><td>CPBA</td><td>23</td><td>SAB</td></tr> <tr><td>3</td><td>GAB</td><td>22</td><td>CPAB</td></tr> <tr><td>4</td><td>A₁</td><td>21</td><td>GBA</td></tr> <tr><td>5</td><td>A₂</td><td>20</td><td>B₁</td></tr> <tr><td>6</td><td>A₃</td><td>19</td><td>B₂</td></tr> <tr><td>7</td><td>A₄</td><td>18</td><td>B₃</td></tr> <tr><td>8</td><td>A₅</td><td>17</td><td>B₄</td></tr> <tr><td>9</td><td>A₆</td><td>16</td><td>B₅</td></tr> <tr><td>10</td><td>A₇</td><td>15</td><td>B₆</td></tr> <tr><td>11</td><td>A₈</td><td>14</td><td>B₇</td></tr> <tr><td>12</td><td>GND</td><td>13</td><td>B₈</td></tr> </tbody> </table>	Pin	Function	Pin	Function	1	V _{CC}	24	GAB	2	CPBA	23	SAB	3	GAB	22	CPAB	4	A ₁	21	GBA	5	A ₂	20	B ₁	6	A ₃	19	B ₂	7	A ₄	18	B ₃	8	A ₅	17	B ₄	9	A ₆	16	B ₅	10	A ₇	15	B ₆	11	A ₈	14	B ₇	12	GND	13	B ₈	<table border="1"> <thead> <tr> <th>Pin</th> <th>Function</th> <th>Pin</th> <th>Function</th> </tr> </thead> <tbody> <tr><td>12</td><td>10</td><td>9</td><td>8</td></tr> <tr><td>13</td><td>11</td><td>12</td><td>7</td></tr> <tr><td>14</td><td>13</td><td>15</td><td>6</td></tr> <tr><td>15</td><td>14</td><td>16</td><td>5</td></tr> <tr><td>16</td><td>15</td><td>17</td><td>4</td></tr> <tr><td>17</td><td>16</td><td>18</td><td>3</td></tr> <tr><td>18</td><td>17</td><td>19</td><td>2</td></tr> <tr><td>19</td><td>18</td><td>20</td><td>1</td></tr> <tr><td>20</td><td>21</td><td>21</td><td>NC</td></tr> <tr><td>21</td><td>22</td><td>22</td><td>V_{CC}</td></tr> <tr><td>22</td><td>23</td><td>23</td><td>CPAB</td></tr> <tr><td>23</td><td>24</td><td>24</td><td>CPBA</td></tr> <tr><td>24</td><td>GND</td><td>25</td><td>SAB</td></tr> </tbody> </table>	Pin	Function	Pin	Function	12	10	9	8	13	11	12	7	14	13	15	6	15	14	16	5	16	15	17	4	17	16	18	3	18	17	19	2	19	18	20	1	20	21	21	NC	21	22	22	V _{CC}	22	23	23	CPAB	23	24	24	CPBA	24	GND	25	SAB
Pin	Function	Pin	Function																																																																																																										
1	V _{CC}	24	GAB																																																																																																										
2	CPBA	23	SAB																																																																																																										
3	GAB	22	CPAB																																																																																																										
4	A ₁	21	GBA																																																																																																										
5	A ₂	20	B ₁																																																																																																										
6	A ₃	19	B ₂																																																																																																										
7	A ₄	18	B ₃																																																																																																										
8	A ₅	17	B ₄																																																																																																										
9	A ₆	16	B ₅																																																																																																										
10	A ₇	15	B ₆																																																																																																										
11	A ₈	14	B ₇																																																																																																										
12	GND	13	B ₈																																																																																																										
Pin	Function	Pin	Function																																																																																																										
12	10	9	8																																																																																																										
13	11	12	7																																																																																																										
14	13	15	6																																																																																																										
15	14	16	5																																																																																																										
16	15	17	4																																																																																																										
17	16	18	3																																																																																																										
18	17	19	2																																																																																																										
19	18	20	1																																																																																																										
20	21	21	NC																																																																																																										
21	22	22	V _{CC}																																																																																																										
22	23	23	CPAB																																																																																																										
23	24	24	CPBA																																																																																																										
24	GND	25	SAB																																																																																																										
1560 02	1560 02																																																																																																												

PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

T-52-31

ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T_{STG}	Storage Temperature	-65 to +150	°C
T_A	Ambient Temperature Under Bias	-55 to +125	°C
V_{CC}	V_{CC} Potential to Ground	-0.5 to +7.0	V
I_{IN}	Input Current	-30 to +5.0	mA

1560 Tbl 01

Notes:
 1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military Commercial	-55°C 0°C	+125°C +70°C

1560 Tbl 03

Symbol	Parameter	Value	Unit
I_{OUTPUT}	Current Applied to Output	100	mA
V_{IN}	Input Voltage	-0.5 to V_{CC} + 0.5	V
V_{OUT}	Voltage Applied to Output	-0.5 to V_{CC} + 0.5	V

1560 Tbl 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

Supply Voltage (V_{CC})	Min	Max
Military Commercial	+4.5V +4.75V	+5.5V +5.25V

1560 Tbl 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ ¹	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage	2.0		$V_{CC} + 0.5$	V		
V_{IL}	Input LOW Voltage	-0.5		0.8	V		
V_H	Hysteresis		.35		V		All inputs
V_{CD}	Input Clamp Diode Voltage			-1.2	V	MIN	$I_{IN} = -18mA$
V_{OH}	Output HIGH Voltage $V_{CC} = 3V, V_{IN} = 0.2V, \text{ or } V_{CC} - 0.2V$ Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	$V_{CC} - 0.2$			V		$I_{OH} = -32\mu A$
		$V_{CC} - 0.2$			V	MIN	$I_{OH} = -300\mu A$
		2.4			V	MIN	$I_{OH} = -12mA$
		2.7			V	MIN	$I_{OH} = -15mA$
V_{OL}	Output LOW Voltage $V_{CC} = 3V, V_{IN} = 0.2V, \text{ or } V_{CC} - 0.2V$ Military/Commercial (CMOS) Military (TTL) Commercial (TTL)			0.2	V		$I_{OL} = 300\mu A$
				0.2	V	MIN	$I_{OL} = 300\mu A$
				0.55	V	MIN	$I_{OL} = 48mA$
				0.55	V	MIN	$I_{OL} = 64mA$
I_{IH}	Input HIGH Current			5	μA	MAX	$V_{IN} = V_{CC}$
I_{IL}	Input LOW Current			-5	μA	MAX	$V_{IN} = GND$
I_{IH}	Input HIGH Current ³			5	μA	MAX	$V_{IN} = 2.7V$
I_{IL}	Input LOW Current ³			-5	μA	MAX	$V_{IN} = 0.5V$
I_{IH}	Input HIGH Current (I/O Pins only)			15	μA	MAX	$V_{IN} = V_{CC}$
I_{IL}	Input LOW Current (I/O Pins only)			-15	μA	MAX	$V_{IN} = GND$
I_{IH}	Input HIGH Current ³ (I/O Pins only)			15	μA	MAX	$V_{IN} = 2.7V$
I_{IL}	Input LOW Current ³ (I/O Pins only)			-15	μA	MAX	$V_{IN} = 0.5V$
I_{OS}	Output Short Circuit Current ²	-60			mA	MAX	$V_{OUT} = 0.0V$
C_{IN}	Input Capacitance ³		5	10	pF		All inputs
C_{OUT}	Output Capacitance ³		9	12	pF		All outputs


1560 Tbl 05

Notes:

1. Typical limits are at $V_{CC} = 5.0V, T_A = +25^\circ C$ ambient.
2. Not more than one output should be shorted at a time. Duration short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect


operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

3. This parameter is guaranteed but not tested.



GAB GBA CPAB CPBA SAB SBA
L L X X X L


REAL-TIME TRANSFER
BUS B TO BUS A



GAB GBA CPAB CPBA SAB SBA
H H X X L X


REAL-TIME TRANSFER
BUS A TO BUS B

T-52-31



GAB GBA CPAB CPBA SAB SBA
X H ↑ X X X
L X X ↑ X X
L H ↑ ↑ X X

STORAGE FROM
A AND/OR B




GAB GBA CPAB CPBA SAB SBA
H L H or L H or L H H

TRANSFER
STORED DATA
TO A AND/OR B

4

1560 03

LOGIC SYMBOL



1560 04

PIN DESCRIPTION

Pin Names	Description
A ₁ -A ₈	Data Register Inputs Data Register A Outputs
B ₁ -B ₈	Data Register B Inputs Data Register B Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
GAB, GBA	Output Enable Inputs

1560 Tbl 08

T-52-31

FUNCTION TABLES

Inputs							Data I/O		Operation or Function	
GAB	GBA	CPAB	CPBA	SAB	SBA		A ₁ thru A ₈	B ₁ thru B ₈	FCT651/A	FCT652/A
L L	H H	H or L ↑	H or L ↑	X X	X X		Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
X H	H H	↑ ↑	H or L ↑	X X ²	X X		Input Input	Unspecified ¹ Output	Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers
L L	X L	H or L ↑	↑	X X	X ² X ²		Unspecified ¹ Output	Input Input	Hold A, Store B Store B in both registers	Hold A, Store B Store B In both registers
L L	L L	X X	X H or L	X X	L H		Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus	Real-Time B Data to A Bus Stored B Data to A Bus
H H	H H	X H or L	X X	L H	X X		Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus	Real-Time A Data to B Bus Stored A Data to B Bus
H	L	H or L	H or L	H	H		Output	Output	Stored A Data to B Bus and Stored B Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus

1560 Tbl 07

Notes:

1. The data output functions may be enabled or disabled by various signals at the GAB or $\bar{G}BA$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
2. Select control = L: clocks can occur simultaneously.
Select control = H: clocks must be staggered in order to load both registers.
H = HIGH, L = LOW, X = Don't Care, ↑ LOW-to-HIGH Transition

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I_{ccac}	Quiescent Power Supply Current (CMOS inputs)	Com'l Mil .003 .003	0.3 0.5	mA mA	$V_{cc} = \text{MAX}$, $V_{in} \leq 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$, $f = 0$, Outputs Open
I_{ccot}	Quiescent Power Supply Current (TTL inputs)		2.0	mA	$V_{cc} = \text{MAX}$, $V_{in} = 3.4V^2$, $f = 0$, Outputs Open
I_{cd}	Dynamic Power Supply Current ³		0.25	mA/ MHz	$V_{cc} = \text{MAX}$, One Input Toggling, 50% Duty Cycle, GAB = GND, $V_{in} \leq 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$, Outputs Open GBA = GND, SAB = CPAB = GND, and SBA = V_{cc}
I_{cc}	Total Power Supply Current ⁵		4.0	mA	$V_{cc} = \text{MAX}$, $f_o = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_i = 5\text{MHz}$, GAB = GND, $\overline{\text{GBA}} = \text{GND}$, $V_{in} \leq 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$, SAB = CPAB = GND, and SBA = V_{cc}
			6.0	mA	$V_{cc} = \text{MAX}$, $f_o = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_i = 5\text{MHz}$, GAB = GND, $\overline{\text{GBA}} = \text{GND}$, $V_{in} = 3.4V$ or $V_{in} = \text{GND}$, SAB = CPAB = GND, and SBA = V_{cc}
			7.8 ⁴	mA	$V_{cc} = \text{MAX}$, $f_o = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_i = 2.5\text{MHz}$, GAB = GND, $\overline{\text{GBA}} = \text{GND}$, $V_{in} = 0.2V$ or $V_{in} \geq V_{cc} - 0.2V$, SAB = CPAB = GND, and SBA = V_{cc}
			16.8 ⁴	mA	$V_{cc} = \text{MAX}$, $f_o = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_i = 2.5\text{MHz}$, GAB = GND, $\overline{\text{GBA}} = \text{GND}$, $V_{in} = 3.4V$ or $V_{in} = \text{GND}$, SAB = CPAB = GND, and SBA = V_{cc}

Notes:

1. Typical values are at $V_{cc} = 5.0V$, +25°C ambient and maximum loading.
2. Per TTL driven input ($V_{in} = 3.4V$); all other inputs at V_{cc} or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the I_{cc} formula. These limits are guaranteed but not tested.
5. $I_{cc} = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_{cc} = I_{ccac} + I_{ccot} \cdot D_H N_t + I_{cd} (f_i/2 + f_i N_t)$
 I_{ccac} = Quiescent Current with CMOS input levels

1560 Tbl 08

I_{ccot} = Power Supply Current for a TTL High Input ($V_{in} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_t = Number of TTL Inputs at D_H
 I_{ccac} = Dynamic Current Caused by an Input Transition Pair (HHL or LHL)
 f_o = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in millamps and all frequencies are in megahertz.

4

T-52-31

AC CHARACTERISTICS

Sym.	Parameter	P54/74PCT651/652					P54/74PCT651A/652A					Units	Fig. No.		
		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L			
		Typ.	Min. ¹	Max.	Min. ¹	Max.	Typ.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t_{PLH} t_{PHL}	Propagation Delay Bus to Bus	8.0 8.0	2.0 2.0	10.0 10.0	2.0 2.0	9.0 9.0								ns ns	1 5
t_{PLH} t_{PHL}	Propagation Delay Clock to Bus	8.0 8.0	2.0 2.0	11.0 11.0	2.0 2.0	9.0 9.0								ns ns	1 5
t_{PLH} t_{PHL}	Propagation Delay SBA or SAB to A or B	10.0 10.0	2.0 2.0	12.0 12.0	2.0 2.0	11.0 11.0								ns ns	1 5
t_{PZH} t_{PZL}	Output Enable Time Enable to Bus	9.0 9.0	2.0 2.0	12.0 12.0	2.0 2.0	10.0 10.0								ns ns	1, 7, 8
t_{PHZ} t_{PLZ}	Output Disable Time Enable to Bus	9.0 9.0	2.0 2.0	12.0 12.0	2.0 2.0	10.0 10.0								ns ns	1, 7, 8

Note: AC Characteristics guaranteed with $C_L = 50\text{pF}$ as shown in Figure 1.

1560 Tbl 09

AC OPERATING REQUIREMENTS


Sym.	Parameter	P54/74PCT651/652					P54/74PCT651A/652A					Units	Fig. No.		
		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L		$T_A=+25^\circ C$ $V_{cc}=+5.0V$		MIL		COM'L			
		Typ.	Min.	Max.	Min.	Max.	Typ.	Min.	Max.	Min.	Max.	Min.	Max.		
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW Bus to Clock	3.0 3.0	4.5 4.5	— —	4.0 4.0									ns ns	1 4
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW Bus to Clock	1.0 1.0	2.0 2.0	— —	2.0 2.0									ns ns	1 4
$t_w(H)$ $t_w(L)$	Pulse Width, HIGH or LOW	4.0 4.0	6.0 6.0	— —	6.0 6.0									ns ns	1 5

1560 Tbl 10

Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. With one data channel toggling, $t_s(L) = t_s(H) = 2.0\text{ns}$ and $t_i = t_o = 1.0\text{ns}$.

ORDERING INFORMATION



TECHDOC 1560