

80C88A 8-BIT CHMOS MICROPROCESSOR

- Pin-for-Pin and Functionally Compatible to Industry Standard HMOS 8088
- Direct Software Compatibility with 80C86, 8086, 8088
- Fully Static Design with Frequency Range from D.C. to:
 - 8 MHz for 80C88A-2
- **Low Power Operation**
 - Operating $I_{CC} = 10 \text{ mA/MHz}$
 - Standby $I_{CCs} = 500 \mu A max$
- Bus-Hold Circuitry Eliminates Pull-Up Resistors

- Direct Addressing Capability of 1 MByte of Memory
- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages
- **24 Operand Addressing Modes**
- Byte, Word and Block Operations
- 8 and 16-Bit Signed and Unsigned Arithmetic
 - Binary or Decimal
 - Multiply and Divide
- Available in 40-Lead Plastic DIP

(See Packaging Spec., Order #231369)

The Intel 80C88A is a high performance, CHMOS version of the industry standard HMOS 8088 8-bit CPU. The processor has attributes of both 8 and 16-bit microprocessors. The 80C88A, available in 8 MHz clock rate, offers two modes of operation: MINimum for small systems and MAXimum for larger applications such as multi-processing. It is available in 40-pin DIP.




Figure 1. 80C88A CPU Functional Block Diagram




Figure 2. 80C88A 40-Lead DIP Configuration

December 1989 Order Number: 240028-002



Table 1. Pin Description

The following pin function descriptions are for 80C88A systems in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface connection to the 80C88A (without regard to additional bus buffers).

Symbol	Pin No.	Туре		Name and	Function		
AD7-AD0	9–16	1/0	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T1) and data (T2, T3, Tw, and T4) bus. These lines are active HIGH and float to 3-state OFF(1) during interrupt acknowledge and local bus "hold acknowledge".				
A15-A8	2-8, 39	0	ADDRESS BUS: These lines provide address bits 8 through 15 for the entire bus cycle (T1-T4). These lines do not have to be latched by ALE to remain valid. A15-A8 are active HIGH and float to 3-state OFF(1) during interrupt acknowledge and local bus "hold acknowledge".				
A19/S6, A18/S5, A17/S4, A16/S3	35–38	0	ADDRESS/STATUS: During T1, these are the four most significant address lines for memory operations. During I/O operations, these lines are LOW. During memory and I/O operations, status information is available on these lines during T2, T3, Tw, and T4. S6 is always low. The status of the interrupt enable flag bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded as shown.				
		: :	This information indicates which segment register is presently being used for data accessing.				
			These lines float to 3-state OFF(1) during local bus "hold acknowledge".				
			S4	S3	CHARACTERISTICS		
		,	0(LOW) 0 1(HIGH) 1 S6 is 0(LOW)	0 1 0 1	Alternate Data Stack Code or None Data		
RD	32	0	READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the IO/M pin or S2. This signal is used to read devices which reside on the 80C88A local bus. RD is active LOW during T2, T3 and Tw of any read cycle, and is guaranteed to remain HIGH in T2 until the 80C88A local bus has floated.				
			This signal floats to 3-state OFF ⁽¹⁾ in "hold acknowledge".				
READY	22	I	READY: is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 82C84A clock generator to form READY. This signal is active HIGH. The 80C88A READY input is not synchronized. Correct operation is not guaranteed if the set up and hold times are not met.				



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
INTR	18	l	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.
TEST	23	ı	TEST: input is examined by the "wait for test" instruction. If the TEST input is LOW, execution continues, otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.
NMI	17		NON-MASKABLE INTERRUPT: is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21		RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.
CLK	19	1	CLOCK: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
V _{CC}	40		V _{CC} : is the +5V ±10% power supply pin.
GND	1, 20		GND: are the ground pins. Both must be connected.
MN/MX	33	I	MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.

The following pin function descriptions are for the 80C88A minimum mode (i.e., $MN/\overline{MX} = V_{CC}$). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

10/ M	28	0	STATUS LINE: is an inverted maximum mode $\overline{S2}$. It is used to distinguish a memory access from an I/O access. IO/ \overline{M} becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle (I/O = HIGH, \overline{M} = LOW). IO/ \overline{M} floats to 3-state
WR	29	0	OFF ⁽¹⁾ in local bus "hold acknowledge". WRITE: strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the IO/M signal. WR is active for T2, T3, and Tw of any write cycle. It is active
	-		LOW, and floats to 3-state OFF(1) in local bus "hold acknowledge".
INTA	24	0	INTA: is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3, and Tw of each interrupt acknowledge cycle.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре		N	ame and F	unction		
ALE	25	0	ADDRESS LATCH ENABLE: is provided by the processor to latch the address into an address latch. It is a HIGH pulse active during clock low of T1 of any bus cycle. Note that ALE is never floated.					
DT∕R	27	0	DATA TRANSMIT/RECEIVE: is needed in a minimum system that desires to use a data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically, DT/\overline{R} is equivalent to $\overline{S1}$ in the maximum mode, and its timing is the same as for IO/\overline{M} (T = HIGH, R = LOW). This signal floats to 3-state OFF ⁽¹⁾ in local "hold acknowledge".					
DEN	26	0	DATA ENABLE: is provided as an output enable for the transceiver in a minimum system which uses the transceiver. DEN is active LOW during each memory and I/O access, and for INTA cycles. For a read or INTA cycle, it is active from the middle of T2 until the middle of T4, while for a write cycle, it is active from the beginning of T2 until the middle of T4. DEN floats to 3-state OFF(1) during local bus "hold acknowledge".					
HOLD, HLDA	30, 31	Ι, Ο	HOLD: indicates that another master is requesting a local bus "hold". To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement, in the middle of a T4 or Ti clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor lowers HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.					
			l .	-	•	xternal synchronization should erwise guarantee the set up		
SSO	34	0		n of SSO, I	O/M and D	t to \$\overline{		
			IO/M	DT/R	SS0	CHARACTERISTICS		
			1(HIGH)	0	0	Interrupt Acknowledge		
	ĺ		1 0 1 Read I/O port					
			1 1 0 Write I/O port 1 1 1 Halt					
1			0(LOW) 0 0 Code access					
		ļ	0	ŏ	1	Read memory		
			0	1	0	Write memory		
			0	1.	1	Passive		



Table 1. Pin Description (Continued)

The following pin function descriptions are for the 80C88A/82C88 system in maximum mode (i.e., $MN/\overline{MX} = GND$.) Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

Symbol	Pin No.	Туре		N	ame and F	unction		
<u>\$2, \$1, \$0</u>	26-28	0	STATUS: is active during clock high of T4, T1, and T2, and is returned to the passive state (1,1,1) during T3 or during Tw when READY is HIGH. This status is used by the 82C88 bus controller to generate all memory and I/O access control signals. Any change by \$\overline{32}\$, \$\overline{51}\$, or \$\overline{50}\$ during T4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T3 or Tw is used to indicate the end of a bus cycle. These signals float to 3-state OFF(1) during "hold acknowledge". During the first clock cycle after RESET becomes active, these signals are active HIGH. After this first clock, they float to 3-state OFF.					
			<u>\$2</u>	<u>\$1</u>	<u>50</u>	CHARACTERISTICS		
			0(LOW) 0 0 0 1(HIGH) 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	Interrupt Acknowledge Read I/O port Write I/O port Halt Code access Read memory Write memory Passive		
RQ/GTO, RQ/GT1	30, 31	1/0						

Z

Table 1. Pin Descriptions (Continued)

Symbol	Pin No.	Туре		Name and	Function			
RQ/GT0, RQ/GT1	30, 31	1/0	three pulses. There	Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active LOW.				
			it will release the lo	If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4 of the cycle when all the following conditions are met:				
			1. Request occurs on or before T2. 2. Current cycle is not the low bit of a word. 3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence. 4. A locked instruction is not currently executing.					
			If the local bus is idle when the request is made the two possible events will follow:					
		·	Local bus will be released during the next clock. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied.					
LOCK	29	0	control of the syste signal is activated active until the cor	em bus while \overline{LC} by the "LOCK" mpletion of the n	bus masters are not to gain CK is active (LOW). The LOCK prefix instruction and remains ext instruction. This signal is DFF ⁽¹⁾ in "hold acknowledge".			
QS1, QS0	24, 25	0	QUEUE STATUS: internal 80C88A in	•	o allow external tracking of the			
			The queue status queue operation is	•	e CLK cycle after which the			
		1	QS1	QS0	CHARACTERISTICS			
			0(LOW)	0	No operation			
			0	1	First byte of opcode from queue			
			1(HIGH)	0	Empty the queue			
		 	·	1 1 Subsequent byte from queue				
	34	0	Pin 34 is always high in the maximum mode.					

NOTE:

^{1.} See the section on Bus Hold Circuitry.



FUNCTIONAL DESCRIPTION

STATIC OPERATION

All 80C88A circuitry is of static design. Internal registers, counters and latches are static and require no refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C88A can operate from DC to the appropriate upper frequency limit. The processor clock may be stopped in either state (high/low) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C88A can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for bringing up your system.

Static design also allows very low frequency operation. In a power critical situation, this can provide extremely low power operation since 80C88A power dissipation is directly related to operating frequency. As the system frequency is reduced, so is the operating power until ultimately, at a DC input frequency, the 80C88A power requirement is the standby current.




Figure 3. Memory Organization

MEMORY ORGANIZATION

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 3.)

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations. (See Figure 4.) Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to the initial system




Figure 4. Reserved Memory Locations



Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Four-byte pointers consisting of a 16-bit segment address and a 16-bit offset address direct program flow to one of the 256 possible interrupt service routines. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum 80C88A systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 80C88A is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the 80C88A defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pin is strapped to V_{CC}, the 80C88A generates bus control signals itself on pins 24 through 31 and 34.

The minimum mode 80C88A can be used with either a multiplexed or demultiplexed bus. The multiplexed bus configuration is compatible with the MCS®-85

multiplexed bus peripherals (8155, 8156, 8355, 8755A, and 8185). This configuration (See Figure 5) provides the user with a minimum chip count system. This architecture provides the 80C88A processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64k addressability) or two latches (for a full megabyte of addressing). A third latch can be used for buffering if the address bus loading requires it. A transceiver can also be used if data bus buffering is required. (See Figure 6.) The 80C88A provides DEN and DT/ R to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 82C88 bus controller. (See Figure 7.) The 82C88 decodes status lines \$\overline{50}\$, \$\overline{51}\$, and \$\overline{52}\$, and provides the system with all bus control signals. Moving the bus control to the 82C88 provides better source and sink current capability to the control lines, and frees the 80C88A pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the 80C88A in maximum mode. These features allow co-processors in local bus and remote bus configurations.




Figure 5. Multiplexed Bus Configuration




Figure 6. Demultiplexed Bus Configuration




Figure 7. Fully Buffered System Using Bus Controller



Bus Operation

The 80C88A address/data bus is broken into three parts—the lower eight address/data bits (AD0-AD7), the middle eight address bits (A8-A15), and the upper four address bits (A16-A19). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor. The middle eight address bits are not multiplexed, i.e. they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3, and T4. (See Figure 8). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "wait" states (Tw) are inserted between T3 and T4. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 80C88A driven bus cycles. These are referred to as "idle" states (Ti), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.




Figure 8. Basic System Timing



During T1 of any bus cycle, the ALE (address latch enable) signal is emitted (by either the processor or the 82C88 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S0}$, $\overline{S1}$, and $\overline{S2}$ are used by the bus controller, in maximum mode, to identify the type of bus transaction according to the following table:

S ₂	S ₁	S ₀	CHARACTERISTICS
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used for this bus cycle in forming the address according to the following table:

S ₄	S ₃	CHARACTERISTICS
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

S5 is a reflection of the PSW interrupt enable bit. S6 is equal to 0.

I/O ADDRESSING

In the 80C88A, I/O operations can address up to a maximum of 64k I/O registers. The I/O address appears in the same format as the memory address on bus lines A15-A0. The address lines A19-A16 are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address

capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 80C88A uses a full 16-bit address on its lower 16 address lines.

EXTERNAL INTERFACE

PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 80C88A RESET is required to be HIGH for four or more clock cycles. The 80C88A will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 80C88A operates normally, beginning with the instruction in absolute location FFFF0H. (See Figure 4.) The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50 μ s after power up, to allow complete initialization of the 80C88A.

NMI asserted prior to the 2nd clock after the end of RESET will not be honored. If NMI is asserted after that point and during the internal reset sequence, the processor may execute one instruction before responding to the interrupt. A hold request active immediately after RESET will be honored before the first instruction fetch.

All 3-state outputs float to 3-state OFF⁽¹⁾ during RE-SET. Status is active in the idle state for the first clock after RESET becomes active and then floats to 3-state OFF⁽¹⁾. ALE and HLDA are driven low.

NOTE:

1. See the section on Bus Hold Circuitry.



BUS HOLD CIRCUITRY

To avoid high current conditions caused by floating inputs to CMOS devices and to eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on the 80C88A pins 2–16, 26–32, and 34–39 (Figure 9a, 9b). These circuits will maintain the last valid logic state if no driving source is present (i.e. an unconnected pin or a driving source which goes to a high impedance state). To overdrive the "bus hold" circuits, an external driver must be capable of supplying 350 µA minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply

current is negligible and power dissipation is significantly reduced when compared to the use of passive pull-up resistors.

INTERRUPT OPERATIONS

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description in the iAPX 88 book or the iAPX 86,88 User's Manual. Hardware interrupts can be classified as nonmaskable or maskable.




Figure 9a. Bus hold circuitry pin 2-16, 35-39.




Figure 9b. Bus hold circuitry pin 26-32, 34.



Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (See Figure 4), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type." An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

NON-MASKABLE INTERRUPT (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles, but is not required to be synchronized to the clock. Any higher going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another highgoing edge triggers another response if it occurs after the start of the NMI procedure. The signal must

be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

MASKABLE INTERRUPT (INTR)

The 80C88A provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.

During the response sequence (See Figure 10), the processor executes two successive (back to back) interrupt acknowledge cycles. The 80C88A emits the LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a




Figure 10. Interrupt Acknowledge Sequence



byte is fetched from the external interrupt system (e.g., 82C59A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

HALT

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/M, DT/R, and SSO. In maximum mode, the processor issues appropriate HALT status on S2, S1, and S0, and the 82C88 bus controller issues one ALE. The 80C88A will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 80C88A out of the HALT state.

READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The \overline{LOCK} signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While \overline{LOCK} is active, a request on a $\overline{RQ/GT}$ pin will be recorded, and then honored at the end of the LOCK.

EXTERNAL SYNCHRONIZATION VIA TEST

As an alternative to interrupts, the 80C88A provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 80C88A 3-states all output drivers. If interrupts are enabled, the 80C88A will recognize interrupts and process them. The WAIT instruction is then refetched, and reexecuted.

BASIC SYSTEM TIMING

In minimum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to V_{CC} and the processor emits bus control signals compatible with the 8085 bus structure. In maximum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to GND and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS compatible bus control signals.

System Timing — Minimum System

(See Figure 8.)

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal. The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address/ data bus (AD0-AD7) at this time, into a latch, Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/M signal indicates a memory or I/O operation. At T2 the address is removed from the address/data bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver is required to buffer the 80C88A local bus, signals DT/R and DEN are provided by the 80C88A.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/\overline{M} signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3, and T_W, the processor asserts the write control signal. The write (\overline{WR}) signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for the bus to float.



The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (RD) signal and the address bus is floated. (See Figure 10.) In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e. 82C59A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

BUS TIMING — MEDIUM COMPLEXITY SYSTEMS

(See Figure 11.)

For medium complexity systems, the MN/MX pin is connected to GND and the 82C88 bus controller is added to the system, as well as a latch for latching the system address, and a transceiver to allow for bus loading greater than the 80C88A is capable of handling. Signals ALE, DEN, and DT/R are generated by the 82C88 instead of the processor in this configuration, although their timing remains relatively the same. The 80C88A status outputs (S2, S1, and SO) provide type of cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The transceiver receives the usual T and \overline{OE} inputs from the 82C88's DT/ \overline{R} and \overline{DEN} outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 82C59A located on either the local bus or the system bus. If the master 82C59A priority interrupt controller is positioned on the local bus, a TTL gate is required to disable the transceiver when reading from the master 82C59A during the interrupt acknowledge sequence and software "poll".

THE 80C88A COMPARED TO THE 80C86

The 80C88A CPU is an 8-bit processor designed around the 80C86 internal structure. Most internal functions of the 80C88A are identical to the equiva-

lent 80C86 functions. The 80C88A handles the external bus the same way the 80C86 does with the distinction of handling only 8 bits at a time. Sixteenbit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. The differences between the 80C88A and 80C86 are outlined below. The engineer who is unfamiliar with the 80C86 is referred to the iAPX 86, 88 User's Manual, Chapters 2 and 4, for function description and instruction set information. Internally, there are three differences between the 80C88A and the 80C86. All changes are related to the 8-bit bus interface.

- The queue length is 4 bytes in the 80C88A, whereas the 80C86 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 80C88A BIU will fetch a new instruction to load into the queue each time there is a 1 byte hole (space available) in the queue. The 80C86 waits until a 2-byte space is available.
- The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the 80C88A are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 80C88A and 80C86 are completely software compatible by virture of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 80C88A or an 80C86.

The hardware interface of the 80C88A contains the major differences between the two CPUs. The pin assignments are nearly identical, however with the following functional changes:

 A8-A15 — These pins are only address outputs on the 80C88A. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.



- BHE has no meaning on the 80C88A and has been eliminated.
- SSO provides the SO status information in the minimum mode. This output occurs on pin 34 in minimum mode only. DT/R, IO/M, and SSO provide the complete bus status in minimum mode.
- IO/M has been inverted to be compatible with the MCS-85 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.




Figure 11. Medium Complexity System Timing

ABSOLUTE MAXIMUM RATINGS*

 NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$

Cumbal	Parameter	80C88	A-2			
Symbol	Parameter	Min	Max	Units	Test Conditions	
V _{IL}	Input Low Voltage	-0.5	+ 0.8	V		
V _{IH}	Input High Voltage (All inputs except clock)	2.0		V		
V _{CH}	Clock High Voltage	V _{CC} -0.8		V		
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2.5 mA	
V _{OH}	Output High Voltage	3.0 V _{CC} -0.4		٧	$I_{OH} = -2.5 \text{ mA}$ $I_{OH} = -100 \mu\text{A}$	
Icc	Power Supply Current		10 mA	/MHz	$V_{IL} = GND, V_{IH} = V_{CC}$	
Iccs	Standby Supply Current		500	μA	V _{IN} = V _{CC} or GND Outputs Unloaded CLK = GND or V _{CC}	
ILI	Input Leakage Current		± 1.0	μА	0V≤V _{IN} ≤V _{CC}	
I _{BHL}	input Leakage Current (Bus Hold Low)	50	400	μΑ	V _{IN} = 0.8V (Note 4)	
l _{ВНН}	Input Leakage Current (Bus Hold High)	-50	-400	μА	V _{IN} = 3.0V (Note 5)	
IBHLO	Bus Hold Low Overdrive		600	μΑ	(Note 2)	
Івнно	Bus Hold High Overdrive		-600	μΑ	(Note 3)	
lLO	Output Leakage Current		± 10	μА	V _{OUT} = GND or V _{CC}	
C _{IN}	Capacitance of Input Buffer (All inputs except AD ₀ -AD ₇ , RQ/GT)		5	pF	(Note 1)	
C _{IO}	Capacitance of I/O Buffer (AD ₀ -AD ₇ , RQ/GT)		20	pF	(Note 1)	
C _{OUT}	Output Capacitance		15	ρF	(Note 1)	

NOTES:

- Characterization conditions are a) Frequency = 1 MHz, b) Unmeasured pins at GND c) V_{IN} at +5.0V or GND.
- 2. An external driver must source at least I_{BHLO} to switch this node from LOW to HIGH.
- 3. An external driver must sink at least IBHHO to switch this node from HIGH to LOW.
- 4. Test condition is to lower V_{IN} to GND and then raise V_{IN} to 0.8V on pins 2-16 and 34-39.

5. Test condition is to raise V_{IN} to V_{CC} and then lower V_{IN} to 3.0V on pins 2-16, 26-32 and 34-39.

4



A.C. CHARACTERISTICS $_{\mbox{\scriptsize T}A}$ = 0°C to 70°C, $\mbox{\scriptsize V}_{\mbox{\scriptsize CC}}$ = 5V $\pm 5\%$

MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	Parameter	80C8	38A-2	Units	Test
Oy	· arameter	Min	Max	Onits .	Conditions
TCLCL	CLK Cycle Period	125	D.C.	ns	
TCLCH	CLK Low Time	68		ns	
TCHCL	CLK High Time	44		ns	
TCH1CH2	CLK Rise Time		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	20		ns	
TCLDX	Data in Hold Time	10		ns	
TR1VCL	RDY Setup Time into 82C84A (Notes 1, 2)	35		ns	
TCLR1X	RDY Hold Time into 82C84A (Notes 1, 2)	0		ns	
TRYHCH	READY Setup Time into 80C88A	68		ns	
TCHRYX	READY Hold Time into 80C88A	20		ns	
TRYLCL	READY Inactive to CLK (Note 3)	-8		пѕ	
THVCH	HOLD Setup Time	20		ns	
TINVCH	INTR, NMI, TEST Setup Time (Note 2)	15		ns	
TILIH	Input Rise Time (Except CLK) (Note 4)		15	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK) (Note 4)		15	ns	From 2.0V to 0.8V

A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES

Symbol	Parameter	80C88A	-2	Units	Test
		Min	Max	Units	Conditions
TCLAV	Address Valid Delay	10	60	ns	
TCLAX	Address Hold Time	10		ns	
TCLAZ	Address Float Delay	TCLAX	50	ns	
TLHLL	ALE Width	TCLCH-10		ns	
TCLLH	ALE Active Delay		50	ns	
TCHLL	ALE Inactive Delay		55	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL-10		ns	
TCLDV	Data Valid Delay	10	60	ns	
TCHDX	Data Hold Time	10		ns	
TWHDX	Data Hold Time After WR	TCLCH-30		ns	
TCVCTV	Control Active Delay 1	10	70	ns	
TCHCTV	Control Active Delay 2	10	60	ns	
TCVCTX	Control Inactive Delay	10	70	ns	
TAZRL	Address Float to READ Active	0		ns	
TCLRL	RD Active Delay	10	100	ns	
TCLRH	RD Inactive Delay	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-40		ns	
TCLHAV	HLDA Valid Delay	10	100	ns	
TRLRH	RD Width	2TCLCL-50		ns	
TWLWH	WR Width	2TCLCL-40		ns	
TAVAL	Address Valid to ALE Low	TCLCH-40		ns	
TOLOH	Output Rise Time (Note 4)		15	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time (Note 4)		15	ns	From 2.0V to 0.8V

NOTES:

4

^{1.} Signal at 82C84A shown for reference only. See 82C84A data sheet for the most recent specifications.


^{2.} Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

^{3.} Applies only to T2 state (8 ns into T3 state).


^{4.} These parameters are characterized and not 100% tested.



A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT




WAVEFORMS

BUS TIMING - MINIMUM MODE SYSTEM



BUS TIMING — MINIMUM MODE SYSTEM (Continued)



NOTES:

1. All output timing measurements are made at 1.5V unless otherwise noted.

 RDY is sampled near the end of T₂, T₃, T_W to determine if T_W machines states are to be inserted.
 Two INTA Cycles run back-to-back. The 80C88A local ADDR/Data bus is floating during both INTA Cycles. Control signals are shown for the second INTA cycle.

4. Signals at 82C84A are shown for reference only.



A.C. CHARACTERISTICS

MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	80C	88A-2	Units	Test Conditions	
Symbol	raiametei	Min Max		Oille	rest obligations	
TCLCL	CLK Cycle Period	125	D.C.	ns		
TCLCH	CLK Low Time			ns		
TCHCL	CLK High Time	44		ns		
TCH1CH2	CLK Rise Time		10	ns	From 1.0V to 3.5V	
TCL2CL1	CLK Fall Time		10	ns	From 3.5V to 1.0V	
TDVCL	Data In Setup Time	20		ns		
TCLDX	Data In Hold Time	10		ns		
TR1VCL	RDY Setup Time into 82C84 (See Notes 1, 2)			ns		
TCLR1X	RDY Hold Time into 82C84 (See Notes 1, 2)	0		ns		
TRYHCH	READY Setup Time into 80C88A	68		ns		
TCHRYX	READY Hold Time into 80C88A	20		ns		
TRYLCL	READY Inactive to CLK (See Note 4)	-8		ns		
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (See Note 2)	15		ns		
TGVCH	RQ/GT Setup Time	15		ns		
TCHGX	RQ Hold Time into 80C88A	30		ns		
TILIH	Input Rise Time (Except CLK) (Note 5)		15	ns	From 0.8V to 2.0\	
TIHIL	Input Fail Time (Except CLK) (Note 5)		15	ns	From 2.0V to 0.8\	



A.C. CHARACTERISTICS

TIMING RESPONSES

Symbol	Parameter	80C88A	-2	Units	Test Conditions	
Cyllibol	r ai ainetei	Min	Max	Oilles	rest Conditions	
TCLML	Command Active Delay (Note 1)	5	35	ns		
TCLMH	Command Inactive Delay (Note 1)	5	35	ns		
TRYHSH	READY Active to Status Passive (Note 3)		65	ns		
TCHSV	Status Active Delay	10	60	ns		
TCLSH	Status Inactive Delay	10	70	ns		
TCLAV	Address Valid Delay	10	60	ns		
TCLAX	Address Hold Time	10		ns		
TCLAZ	Address Float Delay	TCLAX	50	ns		
TSVLH	Status Valid to ALE High (Note 1)		20	ns		
TSVMCH	Status Valid to MCE High (Note 1)		30	ns		
TCLLH	CLK Low to ALE Valid (Note 1)		20	ns		
TCLMCH	CLK Low to MCE High (Note 1)		25	ns		
TCHLL	ALE Inactive Delay (Note 1)	4	18	ns		
TCLDV	Data Valid Delay	10	60	ns		
TCHDX	Data Hold Time	10		ns		
TCVNV	Control Active Delay (Note 1)	5	45	ns		
TCVNX	Control Inactive Delay (Note 1)	10	45	ns		
TAZRL	Address Float to Read Active	0		ns		
TCLRL	RD Active Delay	10	100	ns		
TCLRH	RD Inactive Delay	10	80	ns		
TRHAV	RD Inactive to Next Address Active	TCLCL-40		ns		
TCHDTL	Direction Control Active Delay (Note 1)		50	ns		
TCHDTH	Direction Control Inactive Delay (Note 1)		30	ns		
TCLGL	GT Active Delay	0	50	ns		
TCLGH	GT Inactive Delay	0	50	ns		
TRLRH	RD Width	2TCLCL-50		ns		
TOLOH	Output Rise Time (Note 5)		15	ns	From 0.8V to 2.0V	
TOHOL	Output Fall Time (Note 5)		15	ns	From 2.0V to 0.8V	

NOTES:

^{1.} Signal at 82C84A or 82C88 shown for reference only. See 82C84A and 82C88 data sheets for the most recent specifications.

^{2.} Setup requirement for asynchronous signal only to guarantee recognition at next CLK.


^{3.} Applies only to T3 and wait states (8 ns into T3 state).

^{4.} Applies only to T2 state (8 ns into T3 state).

^{5.} These parameters are characterized and not 100% tested.



A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT DEVICE UNDER TEST C. 100 pF 240028-18

C_I Includes Jig Capacitance

WAVEFORMS


BUS TIMING-MAXIMUM MODE



intel

WAVEFORMS (Continued)

BUS TIMING — MAXIMUM MODE SYSTEM (USING 82C88)




NOTES:

- 1. All output timing measurements are made at 1.5V unless otherwise noted.
- 2. RDY is sampled near the end of T2, T3, Tw to determine if Tw machines states are to be inserted.
- 3. Cascade address is valid between first and second INTA cycles.
- 4. Two INTA cycles run back-to-back. The 80C88A local ADDR/Data bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signals at 82C84A or 82C88 are shown for reference only.
- The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82C88 CEN.
- 7. Status inactive in state just prior to T4.




WAVEFORMS (Continued)


ASYNCHRONOUS SIGNAL RECOGNITION




BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)



REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)



HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)





80C86A/80C88A INSTRUCTION SET SUMMARY

Mnemonic and Description	Instruction Code							
DATA TRANSFER		~						
MOV = Move:	76543210	76543210	76543210	76543210				
Register/Memory to/from Register	100010dw	mod reg r/m						
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w 1				
Immediate to Register	1 0 1 1 w reg	data	data if w 1					
Memory to Accumulator	1010000w	add-low	addr-high					
Accumulator to Memory	1010001w	addr-low	addr-high					
Register/Memory to Segment Register**	10001110	mod 0 reg r/m						
Segment Register to Register/Memory	10001100	mod 0 reg r/m						
PUSH = Push:								
Register/Memory	1111111	mod 1 1 0 r/m						
Register	01010reg							
Segment Register	000 reg 110							
POP = Pop:								
Register/Memory	10001111	mod 0 0 0 r/m						
Register	01011reg	·/						
Segment Register	000 reg 1 1 1							
XCHG = Exchange:		•						
Register/Memory with Register	1000011w	mod reg r/m						
Register with Accumulator	10010reg]						
IN = Input from:		•						
Fixed Port	1110010w	port						
Variable Port	1110110w	,						
OUT = Output to:		-						
Fixed Port	1110011w	port						
Variable Port	1110111w							
XLAT = Translate Byte to AL	11010111							
LEA = Load EA to Register	10001101	mod reg r/m						
LDS = Load Pointer to DS	11000101	mod reg r/m						
LES = Load Pointer to ES	11000100	mod reg r/m						
LAHF = Load AH with Flags	10011111							
SAHF = Store AH into Flags	10011110]						
PUSHF = Push Flags	10011100]						
POPF = Pop Flags	10011101							

2



80C86A/80C88A INSTRUCTION SET SUMMARY (Continued)

Mnemonic and Description	Instruction Code							
ARITHMETIC ADD = Add:	76543210	76543210	76543210	76543210				
Reg./Memory with Register to Either	000000dw	mod reg r/m						
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s:w = 01				
Immediate to Accumulator	0000010w	data	data if w = 1					
ADC = Add with Carry:		- -	-					
Reg./Memory with Register to Either	000100dw	mod reg r/m						
, ,			data	data if s:w = 01				
immediate to Register/Memory Immediate to Accumulator	100000sw	mod 0 1 0 r/m	data if w = 1	data ii s:w = 01				
	0001010₩	data	data ii w = 1]				
INC = Increment:								
Register/Memory	1111111W	mod 0 0 0 r/m						
Register	01000reg							
AAA = ASCII Adjust for Add	00110111							
DAA = Decimal Adjust for Add	00100111							
SUB = Subtract:								
Reg./Memory and Register to Either	001010dw	mod reg r/m						
Immediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s:w = 01				
Immediate from Accumulator	0010110w	data	data if w = 1]				
SBB = Subtract with Borrow								
Reg./Memory and Register to Either	000110dw	mod reg r/m						
Immediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s:w = 01				
Immediate from Accumulator	0001110w	data	data if w = 1]				
DEC = Decrement:								
Register/Memory	1111111w	mod 0 0 1 r/m						
Register	01001 reg							
NEG = Change Sign	1111011w	mod 0 1 1 r/m						
CMP = Compare:								
Register/Memory and Register	001110dw	mod reg r/m						
Immediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if s:w = 01				
Immediate with Accumulator	0011110w	data	data if w = 1]				
AAS = ASCII Adjust for Subtract	00111111			•				
DAS = Decimal Adjust for Subtract	00101111							
MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m						
IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m						
AAM = ASCII Adjust for Multiply	11010100	00001010						
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m						
IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m						
AAD = ASCII Adjust for Divide	11010101	00001010						
A A A A A A A A A A A A A A A A A A A		1 3000,010						
CBW = Convert Byte to Word	10011000							

2

80C86A/80C88A INSTRUCTION SET SUMMARY (Continued)

Mnemonic and Description		Instruc	tion Code	
LOGIC	76543210	76543210	76543210	76543210
NOT = invert	1111011w	mod 0 1 0 r/m		
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m		
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m		
ROL = Rotate Left	110100vw	mod 0 0 0 r/m		
ROR = Rotate Right	110100vw	mod 0 0 1 r/m		
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m		
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m		
AND = And:				
Reg./Memory and Register to Either	001000dw	mod reg r/m		
Immediate to Register/Memory	1000000w	mod 1 0 0 r/m	data	data if w = 1
Immediate to Accumulator	0010010w	data	data if w = 1]
TEST = And Function to Flags, No Result:	-			-
Register/Memory and Register	1000010w	mod reg r/m		
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1
Immediate Data and Accumulator	1010100w	data	data if w = 1]
OR = Or:				
Reg./Memory and Register to Either	000010dw	mod reg r/m		
Immediate to Register/Memory	1000000w	mod 0 0 1 r/m	data	data if w = 1
Immediate to Accumulator	0000110w	data	data if w = 1]
XOR = Exclusive or:			*	
Reg./Memory and Register to Either	001100dw	mod reg r/m		
Immediate to Register/Memory	1000000w	mod 1 1 0 r/m	data	data if w = 1
Immediate to Accumulator	0011010w	data	data if w = 1	
STRING MANIPULATION				
REP = Repeat	1111001z	1		
MOVS = Move Byte/Word	1010010w	Ì		
CMPS = Compare Byte/Word	1010011w	<u>.</u>]		
SCAS = Scan Byte/Word	1010111w			
LODS = Load Byte/Wd to AL/AX	1010110w			
STOS = Stor Byte/Wd from AL/A	1010101w	j		
CONTROL TRANSFER		,		
CALL = Call:				
Direct Within Segment	11101000	disp-low	disp-high	1
Indirect Within Segment	11111111	mod 0 1 0 r/m		J
Direct Intersegment	10011010	offset-low	offset-high]
-	· · · · · · · · · · · · · · · · · · ·	seg-low	seg-high	
Indirect Intersegment	11111111	mod 0 1 1 r/m		J



80C86A/80C88A INSTRUCTION SET SUMMARY (Continued)

Mnemonic and Description		tion Code	
IMP = Unconditional Jump:	76543210	76543210	76543210
Direct Within Segment	11101001	disp-low	disp-high
Direct Within Segment-Short	11101011	disp	
ndirect Within Segment	11111111	mod 1 0 0 r/m	
Direct Intersegment	11101010	offset-low	offset-high
		seg-low	seg-high
direct Intersegment	11111111	mod 1 0 1 r/m	
ET = Return from CALL:			
fithin Segment	11000011		
fithin Seg Adding Immed to SP	11000010	data-low	data-high
tersegment	11001011		
tersegment Adding Immediate to SP	11001010	data-low	data-high
/JZ = Jump on Equal/Zero	01110100	disp]
/JNGE = Jump on Less/Not Greater or Equal	01111100	disp]
.E/JNG = Jump on Less or Equal/ Not Greater	01111110	disp]
3/JNAE = Jump on Below/Not Above or Equal	01110010	disp]
BE/JNA = Jump on Below or Equal/ Not Above	01110110	disp]
P/JPE = Jump on Parity/Parity Even	01111010	disp]
= Jump on Overflow	01110000	disp]
= Jump on Sign	01111000	disp]
IE/JNZ = Jump on Not Equal/Not Zero	01110101	disp]
IL/JGE = Jump on Not Less/Greater or Equal	01111101	disp)
VLE/JG = Jump on Not Less or Equal/ Greater	01111111	disp]
NB/JAE = Jump on Not Below/Above or Equal	01110011	disp]
NBE/JA = Jump on Not Below or Equal/Above	01110111	disp]
P/JPO = Jump on Not Par/Par Odd	01111011	disp]
O = Jump on Not Overflow	01110001	disp]
S = Jump on Not Sign	01111001	disp]
OP = Loop CX Times	11100010	disp]
OPZ/LOOPE = Loop While Zero/Equal	11100001	disp]
OOPNZ/LOOPNE = Loop While Not Zero/Equal	11100000	disp]
CXZ = Jump on CX Zero	11100011	disp]
IT = Interrupt			
ype Specified	11001101	type]
уре 3	11001100]	
NTO = Interrupt on Overflow	11001110]	
RET = Interrupt Return	11001111	Ī	

80C86A/80C88A INSTRUCTION SET SUMMARY (Continued)

Mnemonic and Description	Instruction Code						
	76543210	76543210					
PROCESSOR CONTROL							
CLC = Clear Carry	11111000						
CMC = Complement Carry	11110101						
STC = Set Carry	11111001						
CLD = Clear Direction	11111100						
STD = Set Direction	11111101						
CLI = Clear Interrupt	11111010						
STI = Set Interrupt	11111011						
HLT = Halt	11110100						
WAIT = Wait	10011011						
ESC = Escape (to External Device)	11011xxx	mod x x x r/m					
LOCK = Bus Lock Prefix	11110000	•					

NOTES:

AL = 8-bit accumulator

AX = 16-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value. Greater = more positive;

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruc-

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (Si) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

**MOV CS, REG/MEMORY not allowed.

if	s:w =	01	then	16 b	oits	of	immediate	data	form	the	oper-
	and.										

if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.

if v = 0 then "count" = 1; if v = 1 then "count" in (CL) x = don't care

z is used for string primitives for comparison with ZF FLAG. SEGMENT OVERRIDE PREFIX

001 reg 110

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment		
000 AX	000 AL	00 ES		
001 CX	001 CL	01 CS		
010 DX	010 DL	10 SS		
011 BX	011 BL	11 DS		
100 SP	100 AH			
101 BP	101 CH			
110 SI	110 DH			
111 DI	111 BH			

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS =

X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978

DATA SHEET REVISION REVIEW

The following list represents key differences between this and the -001 data sheet. Please review this summary carefully.

1. In the Pin Description Table (Table 1), the description of the HLDA signal being issued has been corrected. HLDA will be issued in the middle of either the T4 or Ti state.