83C504/87C504

# DESCRIPTION


The 83C504 and 87C504 (hereafter referred to as 8XC504) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC504 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 8XC504 contains 16k × 8 EPROM memory, the 83C504 contains 16k × 8 ROM memory, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters, a multi-source, two-priority-level, nested interrupt structure, a 24-by-8 bit unsigned divide, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC504 can be expanded using standard TTL compatible memories and logic.

## **FEATURES**

- 80C51 central processing unit
- 16k x 8 EPROM expandable externally to 64k bytes
  - Quick Pulse programming algorithm
- Two level program security system
- 256 x 8 RAM, expandable externally to 64k bytes
- Two 16-bit timer/counters
- Four 8-bit I/O ports
- Full-duplex enhanced UART
- Framing error detection
- Automatic address recognition
- Power control modes
  - Idle mode
  - Power-down mode
- Once (On Circuit Emulation) Mode
- Five package styles
- OTP package available
- 24-by-8 bit divide
  - Requires 8 machine cycles
- 24-bit quotient and 8-bit remainder

## **PIN CONFIGURATIONS**



### ORDERING INFORMATION


ROM	ROM EPROM¹ TEMPERATURE RANGE °C AND PACK		TEMPERATURE RANGE °C AND PACKAGE	FREQ. (MHz)	DRAWING NUMBER
P83C504GBP N	P87C504GBP N	OTP	0 to +70, 40-Pin Plastic Dual In-line Package	3.5 to 20	0415C
	P87C504GBF FA	UV	0 to +70, 40-Pin Ceramic Dual In-line Package w/Window	3.5 to 20	0590B
P83C504GBA A	P87C504GBA A	OTP	0 to +70, 44-Pin Plastic Leaded Chip Carrier	3.5 to 20	0403G
	P87C504GBK KA	UV	0 to +70, 44-Pin Ceramic Leaded Chip Carrier w/Window	3.5 to 20	1472A
P83C504GBB BB	P87C504GBB BB	ОТР	0 to +70, 44-Pin Thin Quad Flat Pack	3.5 to 20	SOT389
P83C504IBP N	P87C504IBP N	ОТР	0 to +70, 40-Pin Plastic Dual In-line Package	3.5 to 24	0415C
	P87C504IBF FA	UV	0 to +70, 40-Pin Ceramic Dual In-line Package w/Window	3.5 to 24	0590B
P83C504IBA A	P87C504IBA A	ОТР	0 to +70, 44-Pin Plastic Leaded Chip Carrier	3.5 to 24	0403G
	P87C504IBK KA	UV	0 to +70, 44-Pin Ceramic Leaded Chip Carrier w/Window	3.5 to 24	1472A
P83C504IBB BB	P87C504IBB BB	OTP	0 to +70, 44-Pin Thin Quad Flat Pack	3.5 to 24	SOT389

NOTE:

1. OTP = One Time Programmable EPROM. UV = Erasable EPROM.


83C504/87C504

## **BLOCK DIAGRAM**




# 83C504/87C504

# CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



## **PLASTIC QUAD FLAT PACK PIN FUNCTIONS**



83C504/87C504

## **PIN DESCRIPTIONS**

	PI	N NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	16	1	Ground: 0V reference.
V <sub>CC</sub>	40	44	38	ļ	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39-32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and receives code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1-8	2–9	40–44, 1–3	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification.
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12 13	14 15	8 9		INTO (P3.2): External interrupt
	14	16	10	i	INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input
	15	17	11	1	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	l	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>CC</sub> .
ALE/PROG	30	33	27	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	. <b>2</b> 9	32	26	0	Program Store Enable: The read strobe to external program memory. When the 8XC504 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	l	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
		20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

### NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{CC} + 0.5V$  or  $V_{SS} - 0.5V$ , respectively.

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	ADDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-		_	-	T -	-	AO	xxxxxxx0B
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	оон
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H	FF	FE	FD	FC	FB	FA	F9	F8	00H
DCON	Divide Control	FBH		_	-	_		AUTOD	DSTRT	DCTRL	00Н
DVND0 DVND1 DVND2 DVSR	Dividend LSB Dividend Middle Byte Dividend MSB Divisor	91H 92H 93H 95H		<b></b>			<b>.</b>	·	<u> </u>		00H 00H 00H 00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	H8A	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H.
			BF	BE	BD	BC	88	BA	B9	B8	
IP*	Interrupt Priority	B8H	_	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			87	86	85	84	83	82	81	80	]
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	1
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	EXI	T2EX	T2	FFH
			A7	A6	A5	A4	АЗ	A2	A1	A0	1
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	В3	B2	B1	В0	
P3*	Port 3	вон	RD	WR	T1	то	INTT	INTO	TxD	RxD	FFH
PCON	Power Control	87H	SMOD1	SMOD0	_	POF1	GF1	GF0	PD	IDL	00xxxx00B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV		Р	00Н
RMDR	Remainder	94H	-								00H
SADDR# SADEN#	Slave Address Slave Address Mask	A9H B9H									00H
SBUF	Serial Data Buffer	99H	9F	9E	OD	00	<b>0</b> D .	0.4	20		xxxxxxxxxB
SCON*	Serial Control	98H	SM0		9D	9C	9B	9A	99	98	
SP	Stack Pointer	96H 81H	SIVIU	SM1	SM2	REN	TB8	RB8	TI	RI	00H
<u>.</u> .	OLGON FORMER	0111	8F	8E	8D	8C	8 <b>B</b>	8A	89	88	07H
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00Н
TH0	Timer High 0	8CH				·	<u> </u>	<u> </u>	L	<u> </u>	00H
TH1	Timer High 1	8DH									00H
TLO TL1	Timer Low 0	HA8									00H
TMOD	Timer Low 1	8BH	CATE	67	100	1/2	T	<u> </u>			00H
LINIOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	МО	00H
	bit addressable.		C7	C6	C5	C4	C3	C2	C1	C0	L

<sup>SFRs are bit addressable.
SFRs are modified from or added to the 80C51 SFRs.
Reset value depends on reset source.</sup> 

# 83C504/87C504

## **ENHANCED UART**

The 8XC504 UART has all of the capabilities of the standard 80C51 UART plus Framing Error Detection and Automatic Address Recognition. As in the 80C51, all four modes of operation are supported as well as the 9th bit in modes 2 and 3 that.can be used to facilitate multiprocessor communication..

The Framing Error Detection allows the UART to look for missing stop bits. If a Stop bit is missing, the FE bit in the SCON SFR is set. The FE bit can be checked after each transmission to detect communication errors. The FE bit can only be cleared by software and is not affected by a valid stop bit.

Automatic Address Recognition is used to reduce the CPU service time for the serial port. The CPU only needs to service the UART when it is addressed and, with this done by the on-chip circuitry, the need for software overhead is greatly reduced. This mode works similar to the 9th bit communication mode, except that uses only 8 bits and the Stop bit is used to cause the RI bit to be set. There are two SFRs associated with this mode. They are SADDR, which holds the slave address and SADEN, which contains a mask that allows selective masking of the slave address so that broadcast addresses can be used.

### HARDWARE DIVIDE UNIT

The 8XC504 contains a 24-by-8 bit hardware divide unit. The 24 bit dividend is stored in special function registers DVND0 (LSB) — DVND2 (MSB) and the divisor is in register DVSR. A division operation returns the 24-bit result in the dividend registers (DVND0 — DVND2) and an 8-bit remainder in register RMDR.

The divide unit provides two modes of operation, auto-start and flag-controlled. Auto-start mode is enabled by setting the AUTOD (auto divide) bit in the DCON (divide control) register. If auto-start mode is enabled, writing to the divisor register (DVSR) will automatically start a division operation and will set the DCTRL (divide control) and DSTRT bits in the DCON register. DCTRL will automatically be cleared by the divide hardware when the division operation has been completed.

Flag controlled operation is initiated by setting the DCTRL bit in the DCON register which will start the division operation and also set the DSTRT bit. The DCTRL bit will automatically be cleared by the divide hardware when the division operation has

been completed. DSTRT can only be cleared by software.

### **POWER OFF FLAG**

The Power Off Flag (POF) is set by on-chip circuitry when the  $V_{CC}$  level on the 8XC504 rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The  $V_{CC}$  level must remain above 3V for the POF to remain unaffected by the  $V_{CC}$  level.

## OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

## Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{CC}$  and RST must come up at the same time for a proper start-up.

### Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

### **Power-Down Mode**

To save even more power, a Power Down mode can be invoked by software. In this

mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC504 either a hardware reset or external interrupt can use an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before V<sub>CC</sub> is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INTO and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

## Design Consideration

When the idle mode is terminated by a
hardware reset, the device normally
resumes program execution, from where it
left off, up to two machine cycles before the
internal rest algorithm takes control.
On-chip hardware inhibits access to
internal RAM in this event, but access to
the port pins is not inhibited. To eliminate
the possibility of an unexpected write when
Idle is terminated by reset, the instruction
following the one that invokes Idle should
not be one that writes to a port pin or to
external memory.

### ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XC504 without the 8XC504 having to be removed from the circuit. The ONCE Mode is invoked by:

- Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC504 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

# 83C504/87C504

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down ·	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

## **ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>**

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	v
Voltage on any other pin to V <sub>SS</sub>	-0.5 to +6.5	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

This specification is not implied.
 This specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise

# Electrical Deviations from Commercial Specifications for Extended Temperature Range

DC and AC parameters not included here are the same as in the commercial temperature range table.

## DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40$ °C to +85°C,  $V_{CC} = 5V \pm 10$ %,  $V_{SS} = 0V$ 

		TEST	LIN			
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	
V <sub>IL</sub>	input low voltage, except EA		-0.5	0.2V <sub>CC</sub> -0.15	V	
V <sub>IL1</sub>	Input low voltage to EA		0	0.2V <sub>CC</sub> 0.35	V	
V <sub>IH</sub>	Input high voltage, except XTAL1, RST		0.2V <sub>CC</sub> +1	V <sub>CC</sub> +0.5	٧	
V <sub>IH1</sub>	Input high voltage to XTAL1, RST		0.7V <sub>CC</sub> +0.1	V <sub>CC</sub> +0.5	٧	
կլ	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.45V		<b>-75</b>	μА	
lτ∟	Logical 1-to-0 transition current, ports 1, 2, 3	V <sub>IN</sub> = 2.0V		-750	<u>.</u> μ <b>A</b>	
lcc	Power supply current: Active mode Idle mode Power-down mode	V <sub>CC</sub> = 4.5–5.5V, Frequency range = 3.5 to 24MHz		19 6 50	mA mA μA	

<sup>1.</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

# DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C,  $V_{CC} = 5V \pm 10$ %,  $V_{SS} = 0V$ 

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
V <sub>IL</sub>	Input low voltage, except EA7		-0.5		0.2V <sub>CC</sub> -0.1	٧
V <sub>IL1</sub>	Input low voltage to EA <sup>7</sup>		0	<del></del>	0.2V <sub>CC</sub> -0.3	V
V <sub>iH</sub>	Input high voltage, except XTAL1, RST <sup>7</sup>		0.2V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	٧
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>7</sup>		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
VOL	Output low voltage, ports 1, 2, 3 <sup>9</sup>	I <sub>OL</sub> = 100μA I <sub>OL</sub> = 1.6mA <sup>2</sup> I <sub>OL</sub> = 3.5mA			0.3 0.45 1.0	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>9</sup>	l <sub>OL</sub> = 200μA l <sub>OL</sub> = 3.2mA <sup>2</sup> l <sub>OL</sub> = 7.0mA			0.3 0.45 1.0	V V V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3, ALE, PSEN <sup>3</sup>	I <sub>OH</sub> = −60µA, I <sub>OH</sub> = −30µA I <sub>OH</sub> = −10µA	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 0.3			V V V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>10</sup> , PSEN <sup>3</sup>	l <sub>OH</sub> = -7.0mA, l <sub>OH</sub> = -3.2mA l <sub>OH</sub> = -200μA	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 0.3			V V V
IL.	Logical 0 input current, ports 1, 2, 3 <sup>7</sup>	V <sub>IN</sub> = 0.45V			-50	μA
TL.	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>7</sup>	See note 4			-650	μА
lu	Input leakage current, port 0	0.45 V <sub>IN</sub> < V <sub>CC</sub> - 0.3			±10	μА
lcc	Power supply current:7 Active mode @ 24MHz <sup>5</sup> Idle mode @ 24MHz Power-down mode	See note 6		15 3 10	25 5 75	mA mA μΑ
R <sub>RST</sub>	Internal reset pull-down resistor	·	50		225	kΩ
Сю	Pin capacitance <sup>11</sup> (except EA)			<del></del>	15	pF

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.

- 4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- I<sub>CCMAX</sub> at other frequencies is given by: Active mode: I<sub>CCMAX</sub> = 1.50 × FREQ + 8: Idle mode: I<sub>CCMAX</sub> = 0.14 × FREQ +2.31, where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA. See Figure 8.

6. See Figures 9 through 12 for  $I_{CC}$  test conditions.

These values apply only to T<sub>amb</sub> = 0°C to +70°C. For T<sub>amb</sub> = -40°C to +85°C, see table on previous page.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

9. Under steady state (non-transient) conditions, IOL must be externally limited as follows: Maximum IOL per port pin: 15mA (\*NOTE: This is 85°C specification.)

Maximum IOL per 8-bit port:

26mA

Maximum total IOL for all outputs: 71mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

10. ALE is tested to VOH1, except when ALE is off then VOH is the voltage specification.

11. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

Philips Semiconductors Microcontroller Products

# CMOS single-chip 8-bit microcontroller

83C504/87C504

AC ELECTRICAL CHARACTERISTICS

Tamb = 0°C to +70°C or -40°C to +85°C, Voc = 5V ±10%, Voc = 0V1, 2, 3

			24MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	דואט
1/t <sub>CLCL</sub>	1	Oscillator frequency			3.5	24	MHz
<b>Ն</b> ԻԱ	1	ALE pulse width	85		2t <sub>CLCL</sub> -40		ns
t <sub>AVLL</sub>	1	Address valid to ALE low	22		t <sub>CLCL</sub> -40		ns
t <sub>LLAX</sub>	1	Address hold after ALE low	32		t <sub>CLCL</sub> -30		ns
t <sub>LLIV</sub>	1	ALE low to valid instruction in		150		4t <sub>CLCL</sub> -100	ns
<sup>լ</sup> ևւթւ	1	ALE low to PSEN low	32		t <sub>CLCL</sub> -30		ns
t <sub>PLPH</sub>	1	PSEN pulse width	142		3t <sub>CLCL</sub> -45		ns
t <sub>PLIV</sub>	1	PSEN low to valid instruction in		82		3t <sub>CLCL</sub> -105	ns
t <sub>PXIX</sub>	1	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	1	Input instruction float after PSEN		37	······································	t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub>	1	Address to valid instruction in		207		5t <sub>CLCL</sub> -105	ns
t <sub>PLAZ</sub>	1	PSEN low to address float		10		10	ns
Data Memo	ry			<del></del>		L	1
talah	2, 3	RD pulse width	275		6t <sub>CLCL</sub> -100	T	ns
twLWH	2, 3	WR pulse width	275	<del>                                     </del>	6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	2, 3	RD low to valid data in		147	0202	5t <sub>CLCL</sub> -165	ns
t <sub>RHDX</sub>	2, 3	Data hold after RD	0		0	- CLCL 133	ns
tanoz	2, 3	Data float after RD		65		2t <sub>CLCL</sub> -60	ns
tulov	2, 3	ALE low to valid data in		350		8t <sub>CLCL</sub> -150	ns
t <sub>AVDV</sub>	2, 3	Address to valid data in		397		9t <sub>CLCL</sub> -165	ns
†LLWL	2, 3	ALE low to RD or WR low	137	237	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
†AVWL	2, 3	Address valid to WR low or RD low	175		4t <sub>CLCL</sub> -75	0.C[C[.00	ns
tavwx	2, 3	Data valid to WR transition	42		t <sub>CLCL</sub> -20		ns
tw-юx	2, 3	Data hold after WR	42		t <sub>CLCL</sub> -20		ns
tavwH	3	Data valid to WR high	287		7t <sub>CLCL</sub> -150	<del></del>	ns
TRLAZ	2, 3	RD low to address float		0	TOLOL 100	0	ns
twhLH	2, 3	RD or WR high to ALE high	40	87	t <sub>CLCL</sub> -20	t <sub>CLCL</sub> +25	ns
External Cl	ock				CLCL 40	CLCL, 20	113
t <sub>CHCX</sub>	5	High time	12	Г	20		ns
t <sub>CLCX</sub>	5	Low time	12		20	· · · · · ·	ns
ССН	5	Rise time		20		20	ns
<sup>‡</sup> СНСL	5	Fall time		20		20	ns
Shift Regis	ter		<u>!</u>	<u> </u>			L
txLXL	4	Serial port clock cycle time	1		12t <sub>CLCL</sub>		μѕ
tovxH	4	Output data setup to clock rising edge	492		10t <sub>CLCL</sub> -133		ns
txHQX	4	Output data hold after clock rising edge	8	<del>                                     </del>	2t <sub>CLCL</sub> -117		ns
txHDX	4	Input data hold after clock rising edge	0	<del>  </del>	0		ns
	4	Clock rising edge to input data valid		492	~		113

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 87C51FB to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

83C504/87C504

# **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical

status of that signal. The designations are:

A - Address C - Clock D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal t - Time V - Valid

W- WR signal

X - No longer a valid logic level


Z - Float


Examples: t<sub>AVLL</sub> = Time for address valid to


ALE low.


=Time for ALE low to


PSEN low.



































# 83C504/87C504

### **EPROM CHARACTERISTICS**

The 87C504 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C504 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C504 manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

## **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C504 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EAV<sub>PP</sub> pin must not be allowed to go above the maximum specified V<sub>PP</sub> level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V<sub>PP</sub> source should be well regulated and free of glitches and overshoot.

### **Program Verification**

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

## Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = BBH indicates 87C504

## Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

# **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes


MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	1.	1	0	0	1	1
Pgm encryption table	1	0	0*	Vpp	1	0	1	0
Pgm security bit 1	1	0	0*	V <sub>P</sub> p	1	1	1	1
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0


### NOTES:


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2.  $V_{PP} = 12.75V \pm 0.25V$ .
- 3.  $V_{CC} = 5V \pm 10\%$  during programming and verification.

ALE/PROG receives 25 programming pulses while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

<sup>™</sup>Trademark phrase of Intel Corporation.







# 83C504/87C504

# EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS $T_{amb}$ = 21°C to +27°C. $V_{CC}$ = 5V±10%, $V_{SS}$ = 0V (See Figure 16)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
Ірр	Programming supply current		50	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
tshgl.	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
<sup>t</sup> GLGH	PROG width	90	110	μs
tavav	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	1
<sup>†</sup> EHQZ	Data float after ENABLE	0	48t <sub>CLCL</sub>	<u> </u>
t <sub>GHGL</sub>	PROG high to PROG low	10		μs

