PA07 • PA07A

ELECTRICAL DESIGNATION OF THE PROPERTY OF THE

APEX MICROTECHNOLOGY CORPORATION + APPLICATIONS HOTLINE 800 546-APEX (800-546-2739)

FEATURES

- LOW BIAS CURRENT FET Input
- PROTECTED OUTPUT STAGE Thermal Shutoff
- **EXCELLENT LINEARITY Class A/B Output**
- WIDE SUPPLY RANGE ±12V TO ±50V
- HIGH OUTPUT CURRENT ±5A Peak

APPLICATIONS


- MOTOR, VALVE AND ACTUATOR CONTROL
- MAGNETIC DEFLECTION CIRCUITS UP TO 4A
- POWER TRANSDUCERS UP TO 100kHz
- TEMPERATURE CONTROL UP TO 180W
- PROGRAMMABLE POWER SUPPLIES UP TO 90V
- AUDIO AMPLIFIERS UP TO 60W RMS

DESCRIPTION

The PA07 is a high voltage, high output current operational amplifier designed to drive resistive, inductive and capacitive loads. Its complementary darlington emitter follower output stage is protected against transient inductive kickback. For optimum linearity, especially at low levels, the output stage is biased for class A/B operation using a thermistor compensated base-emitter voltage multiplier circuit. A thermal shutoff circuit protects against overheating and minimizes heatsink requirements for abnormal operating conditions. The safe operating area (SOA) can be observed for all operating conditions by selection of user programmable current limiting resistors. Both amplifiers are internally compensated for all gain settings. For continuous operation under load, a heatsink of proper rating is recommended.


This hybrid circuit utilizes thick film (cermet) resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package is hermetically sealed and electrically isolated. The use of thermal isolation washers and/or improper mounting torque will void the product warranty. Please see "General Operating Considerations".

EOUIVALENT SCHEMATIC






TYPICAL APPLICATION



Negates optoelectronic instabilities Lead network minimizes overshoot SEQUENTIAL POSITION CONTROL

Position is sensed by the differentially connected photo diodes, a method that negates the time and temperature variations of the optical components. Off center positions produce an error current which is integrated by the op amp circuit, driving the system back to center position. A momentary switch contact forces the system out of lock and then the integrating capacitor holds drive level while both diodes are in a dark state. When the next index point arrives, the lead network of C1 and R1 optimize system response by reducing overshoot. The very low bias current of the PA07 augments performance of the integrator circuit.

EXTERNAL CONNECTIONS



NOTE: Input offset voltage trim optional. $R_T = 10K\Omega$ MAX 8-pin TO-3 package

PA07 • PA07A

ABSOLUTE MAXIMUM RATINGS SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, +Vs to -Vs 100V OUTPUT CURRENT, within SOA 5A 67W POWER DISSIPATION, internal¹ INPUT VOLTAGE, differential ±50V INPUT VOLTAGE, common mode $\pm V_s$ TEMPERATURE, pin solder - 10s TEMPERATURE, junction¹ 300°C 200°C TEMPERATURE RANGE, storage -65 to +150°C OPERATING TEMPERATURE RANGE, case -55 to +125°C

SPECIFICATIONS			PA07			PA07A		
PARAMETER	TEST CONDITIONS ²	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT								
OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply OFFSET VOLTAGE, vs. power BIAS CURRENT, initial ³ BIAS CURRENT, vs. supply OFFSET CURRENT, initial ³ INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE VOLTAGE RANGE ⁴ COMMON MODE REJECTION, DC	$\begin{array}{l} T_{_{C}}=25^{\circ}C\\ \text{Full temperature range}\\ T_{_{C}}=25^{\circ}C\\ \text{Full temperature range}\\ T_{_{C}}=25^{\circ}C\\ T_{_{C}}=25^{\circ}C\\ T_{_{C}}=25^{\circ}C\\ T_{_{C}}=25^{\circ}C\\ T_{_{C}}=25^{\circ}C\\ T_{_{C}}=25^{\circ}C\\ \text{Full temperature range}\\ \text{Full temperature range,}\ V_{_{CM}}=\pm20V \end{array}$	±V _s -10	.5 10 8 20 5 .01 2.5 10" 4	±2 30 50 50	*	±.25 5 * 10 3 * 1.5	±.5 10 10	mV μV/°C μV/V μV/W pA pA/V pA pF V dB
GAIN								
OPEN LOOP GAIN at 10Hz GAIN BANDWIDTH PRODUCT @ 1MHz POWER BANDWIDTH PHASE MARGIN	$ \begin{array}{l} T_{_C} = 25^{\circ}C, \ R_{_L} = 15\Omega \\ T_{_C} = 25^{\circ}C, \ R_{_L} = 15\Omega \\ T_{_C} = 25^{\circ}C, \ R_{_L} = 15\Omega \\ \text{Full temperature range, } R_{_L} = 15\Omega \end{array} $	92	98 1.3 18 70		*	* * *	,	dB MHz kHz
OUTPUT								
VOLTAGE SWING ⁴ VOLTAGE SWING ⁴ VOLTAGE SWING ⁴ CURRENT, peak SETTLING TIME to .1% SLEW RATE CAPACITIVE LOAD, unity gain CAPACITIVE LOAD, gain>4	Full temp. range, I_0 = 5A Full temp. range, I_0 = 2A Full temp. range, I_0 = 90mA T_c = 25°C T_c = 25°C, 2V step T_c = 25°C Full temperature range Full temperature range	±V _s -5 ±V _s -5 ±V _s -5 5	1.5 5	10 SOA	* *	*	*	V V A μs V/μs nF
POWER SUPPLY								
VOLTAGE CURRENT, quiescent	Full temperature range T _c = 25°C	±12	±35 18	±50 30	*	*	*	V mA
THERMAL								
RESISTANCE, AC, junction to case ⁵ RESISTANCE, DC, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	F>60Hz F<60Hz Meets full range specifications	-25	1.9 2.4 30 25	2.1 2.6 +85	*	* * *	* *	°C/W °C/W °C/W °C

NOTES:


- * The specification of PA07A is identical to the specification for PA07 in applicable column to the left.
- Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF.
- The power supply voltage for all specifications is the TYP rating unless otherwise noted as a test condition.
- 3. Doubles for every 10°C of temperature increase.
- 4. $\pm V_s$ and $\pm V_s$ denote the positive and negative supply rail respectively. Total V_s is measured from $\pm V_s$ to $\pm V_s$.
- 5. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.

CAUTION

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

TYPICAL PERFORMANCE **GRAPHS**

PA07 • PA07A



PAO7 • **PAO7A**

OPERATING CONSIDERATIONS

GENERAL


Please read the "General Operating Considerations" section, which covers stability, supplies, heatsinking, mounting, current limit, SOA interpretation, and specification interpretation. Additional information can be found in the application notes. For information on the package outline, heatsinks, and mounting hardware, consult the "Accessory and Package Mechanical Data" section of the handbook.

SAFE OPERATING AREA (SOA)

The output stage of most power amplifiers has three distinct limitations:

- 1. The current handling capability of the wire bonds.
- 2. The second breakdown effect which occurs whenever the simultaneous collector current and collector-emitter voltage exceed specified limits.
- 3. The junction temperature of the output transistors.

SAFE OPERATING AREA CURVES



The SOA curves combine the effect of these limits. For a given application, the direction and magnitude of the output current should be calculated or measured and checked against the SOA curves. This is simple for resistive loads but more complex for reactive and EMF generating loads. However, the following guidelines may save extensive analytical efforts.

 Under transient conditions, capacitive and inductive* loads up to the following maximum are safe:

CAI	PACITIVE LO	INDUCTIVE LOAD			
$\pm V_{_{\rm S}}$	$I_{LIM} = 2A$	$I_{LIM} = 5A$	$I_{LIM} = 2A$	$I_{LIM} = 5A$	
50V	80μF	75μF	55mH	7.5mH	
40V	250μF	150μF	150mH	11mH	
30V	1,200μF	500μF	250mH	24mH	
20V	20mF	5mF	1.5H	75mH	
15V	∞	25mF	00	100mH	

*If the inductive load is driven near steady state conditions. allowing the output voltage to drop more than 12V below the supply rail with $I_{\text{LIM}} = 5A$ or 32V below the supply rail with $I_{\text{LIM}} =$ 2A while the amplifier is current limiting, the inductor must be capacitively coupled or the current limit must be lowered to meet SOA criteria.

2. The amplifier can handle any reactive or EMF generating load and short circuits to the supply rail or common if the current limits are set as follows at T_c = 85°C:

$\pm \mathbf{V_s}$	SHORT TO $\pm V_{_{S}}$ C, L, OR EMF LOAD	SHORT TO COMMON		
50V	.25A	.82A		
40V	.37A	1.4A		
30V	.65A	2.1A		
20V	1.4A	3.3A		
15V	2.1A	4.5A		

These simplified limits may be exceeded with further analysis using the operating conditions for a specific application.

3. The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.

THERMAL SHUTDOWN PROTECTION

The thermal protection circuit shuts off the amplifier when the substrate temperature exceeds approximately 150°C. This allows heatsink selection to be based on normal operating conditions while protecting the amplifier against excessive junction temperature during temporary fault conditions.

Thermal protection is a fairly slow-acting circuit and therefore does not protect the amplifier against transient SOA violations (areas outside of the T_c = 25°C boundary). It is designed to protect against short-term fault conditions that result in high power dissipation within the amplifier. If the conditions that cause thermal shutdown are not removed, the amplifier will oscillate in and out of shutdown. This will result in high peak power stresses, will destroy signal integrity and reduce the reliability of the device.

CURRENT LIMIT


Proper operation requires the use of two current limit resistors, connected as shown in the external connections diagram. The minimum value for R_{cL} is .12 Ω , however, for optimum reliability it should be set as high as possible. Refer to the "General Operating Considerations" section of the handbook for current limit adjust details.

PA07M/SMD 5962-9063801HXX

APEX MICROTECHNOLOGY CORPORATION • APPLICATIONS HOTLINE 800 546-APEX (800-546-2739)

SG	PARAMETER	SYMBOL	TEMP.	POWER	TEST CONDITIONS	MIN	MAX	UNITS
1	Quiescent Current	l _o	25°C	±35V	$V_{IN} = 0, A_{V} = 100$		30	mA
1	Input Offset Voltage	Vos	25°C	±35V	$V_{IN} = 0, A_{V} = 100$		2	mV
1	Input Offset Voltage	V _{os}	25°C	±12V	$V_{IN} = 0, A_{v} = 100$		4.3	mV
1	Input Offset Voltage	V _{os}	25°C	±50V	$V_{IN} = 0, A_{V} = 100$		3.5	m∨
1	Input Bias Current, +IN	+I _B	25°C	±35V	$V_{IN} = 0$		50	pA
1	Input Bias Current, -IN	-I _e	25°C	±35V	$V_{iN} = 0$		50	pΑ
1	Input Offset Current	los	25°C	±35V	$V_{IN} = 0$		50	pΑ
3	Quiescent Current	l _o	_55°C	±35V	$V_{IN} = 0, A_{V} = 100$		46	mA
3	Input Offset Voltage	Vos	_55°C	±35V	$V_{IN} = 0, A_{V} = 100$!	4.4	mV
3	Input Offset Voltage	Vos	-55°C	±12V	$V_{1N} = 0, A_{V} = 100$	1	6.7	mV
3	Input Offset Voltage	Vos	-55°C	±50V	$V_{IN} = 0, A_{V} = 100$		5.9	m∨
3	Input Bias Current, +IN	+l _B	-55°C	±35V	$V_{IN} = 0$		50	pΑ
3	Input BiasCurrent, -IN	-I _B	-55°C	±35V	V _{IN} = 0		50	pΑ
3	Input Offset Current	los	-55°C	±35V	V _{IN} = 0	}	50	pA
2	Quiescent Current	l _o	125°C	±35V	$V_{IN} = 0, A_{V} = 100$		30	mA
2	Input Offset Voltage	Vos	125°C	±35V	$V_{IN} = 0, A_{V} = 100$		5	mV
2	Input Offset Voltage	Vos	125°C	±12V	$V_{IN} = 0, A_{IV} = 100$		7.3	m∨
2	Input Offset Voltage	Vos	125°C	±50V	$V_{IN} = 0, A_{V} = 100$		6.5	mV
2	Input Bias Current, +IN	+18	125°C	±35V	$V_{\rm PN} = 0$		10	nA
2	Input Bias Current, -IN	-I _B	125°C	±35V	$V_{IN} = 0$		10	nA
2	Input Offset Current	los	125°C	±35V	$V_{1N} = 0$		10	nA
4	Output Voltage, I ₀ = 5A	V _o	25°C	±15.3V	$R_1 = 2.07\Omega$	10.3		v
4	Output Voltage, I _o = 90mA	v _o	25°C	±50V	$R_t = 500\Omega$	45		V
4	Output Voltage, Io = 2A	l v _o	25°C	±29V	$R_i = 12\Omega$	24		V
4	Current Limits	I _{CL}	25°C	±16V	$R_1 = 2.07\Omega, R_{cl} = .2\Omega$	2.6	3.9	A
4	Stability/Noise	Ě	25°C	±35V	$R_1 = 500\Omega$, $A_2 = 1$, $C_1 = 10nF$		1	mV
4	Slew Rate	SR	25°C	±35V	R _i = 500Ω	2.5	10	V/µs
4	Open Loop Gain	A _{OL}	25°C	±35V	$R_1 = 500\Omega$, $F = 10Hz$	92	1	dB
4	Common Mode Rejection	CMR	25°C	±34.5V	$R_L = 500\Omega$, $F = DC$, $V_{CM} = \pm 24.5V$	80		dB
6	Output Voltage, I _O = 5A	V _o	-55°C	±15.3V	$R_i = 2.07\Omega$	10.3		V
6	Output Voltage, I ₀ = 90mA	V _o	-55°C	±50V	$R_{\rm L} = 500\Omega$	45	ĺ	V
6	Output Voltage, I _O = 2A	V _o	-55°C	±29V	$R_i = 12\Omega$	24		V
6	Stability/Noise	EN	-55°C	±35V	$R_1 = 500\Omega$, $A_2 = 1$, $C_1 = 10$ nF		1	mV
6	Slew Rate	SR	-55°C	±35V	R _i = 500Ω	2.5	10	V/µs
6	Open Loop Gain	AoL	-55°C	±35V	$R_i = 500\Omega$, $F = 10Hz$	90		dB
6	Common Mode Rejection	CMR	-55°C	±34.5V	$R_L = 500\Omega$, $F = DC$, $V_{CM} = \pm 24.5V$	80		dB
5	Output Voltage, I _O = 3A	V _o	125°C	±11.3V	$R_1 = 2.07\Omega$	6.3		v
5	Output Voltage, I _O = 90mA	V _o	125°C	±50V	$R_i = 500\Omega$	45		v
5	Output Voltage, I _O = 2A	v _o	125°C	±29V	$R_1 = 12\Omega$	24	1	v
5	Stability/Noise	E _N	125°C	±35V	$R_1 = 500\Omega$, $A_2 = 1$, $C_1 = 10nF$	1 -	1	mV
5	Slew Rate	SR	125°C	±35V	$R_1 = 500\Omega$	1.25	10	V/µs
5	Open Loop Gain	A _{OL}	125°C	±35V	$R_L = 500\Omega$, $F = 10Hz$	92		dB
5	Common Mode Rejection	CMR	125°C		$R_L = 500\Omega$, $F = DC$, $V_{CM} = \pm 24.5V$	80	1	dB

BURN IN CIRCUIT



- These components are used to stabilize device due to poor high frequency characteristics of burn in board.
- Input signals are calculated to result in internal power dissipation of approximately 2.1W at case temperature = 125°C.