POWER OF ERATIONAL AMELIEERS

PA12 • PA12A

APEX MICROTECHNOLOGY CORPORATION • APPLICATIONS HOTLINE 800 546-APEX (800-546-2739)

FEATURES

- LOW THERMAL RESISTANCE 1.4°C/W
- CURRENT FOLDOVER PROTECTION NEW
- HIGH TEMPERATURE VERSION PA12H
- EXCELLENT LINEARITY Class A/B Output
- WIDE SUPPLY RANGE ±10V to ±50V
- HIGH OUTPUT CURRENT Up to ±15A Peak

APPLICATIONS


- MOTOR, VALVE AND ACTUATOR CONTROL
- MAGNETIC DEFLECTION CIRCUITS UP TO 10A
- POWER TRANSDUCERS UP TO 100kHz
- TEMPERATURE CONTROL UP TO 360W
- PROGRAMMABLE POWER SUPPLIES UP TO 90V
- AUDIO AMPLIFIERS UP TO 120W RMS


DESCRIPTION

The PA12 is a state of the art high voltage, very high output current operational amplifier designed to drive resistive, inductive and capacitive loads. The complementary darlington emitter follower output stage is protected against transient inductive kickback. For optimum linearity, especially at low levels, the output stage is biased for class A/B operation using a thermistor compensated base-emitter voltage multiplier circuit. The safe operating area (SOA) can be observed for all operating conditions by selection of user programmable current limiting resistors. For continuous operation under load, a heatsink of proper rating is recommended.

This hybrid integrated circuit utilizes thick film (cermet) resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package is hermetically sealed and electrically isolated. The use of compressible isolation washers voids the warranty.

EQUIVALENT SCHEMATIC






POWER RATING

Not all vendors use the same method to rate the power handling capability of a Power Op Amp. APEX rates the internal dissipation, which is consistent with rating methods used by transistor manufacturers and gives conservative results. Rating delivered power is highly application dependent and therefore can be misleading. For example, the 125W internal dissipation rating of the PA12 could be expressed as an output rating of 250W for audio (sine wave) or as 440W if using a single ended DC load. Please note that all vendors rate maximum power using an infinite heatsink.

THERMAL STABILITY

APEX has eliminated the tendency of class A/B output stages toward thermal runaway and thus has vastly increased amplifier reliability. This feature, not found in most other Power Op Amps, was pioneered by APEX in 1981 using thermistors which assure a negative temperature coefficient in the quiescent current. The reliability benefits of this added circuitry far outweigh the slight increase in component count.

EXTERNAL CONNECTIONS



°C/W

°C/W

°C/W

ABSOLUTE MAXIMUM RATINGS

SPECIFICATIONS

SUPPLY VOLTAGE, +Vs to -Vs OUTPUT CURRENT, within SOA POWER DISSIPATION, internal INPUT VOLTAGE, differential INPUT VOLTAGE, common mode TEMPERATURE, pin solder -10s TEMPERATURE, junction1 TEMPERATURE RANGE, storage PA12/PA12A 100V 15A 125W ±V_s-3V $\pm V_s$ 300°C 200°C -65 to +150°C -55 to +125°C

PA12A

OPERATING TEMPERATURE RANGE, case

PA12

.8

1.25

+85

PARAMETER	TEST CONDITIONS ²	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT								
OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply OFFSET VOLTAGE, vs. power BIAS CURRENT, initial BIAS CURRENT, vs. temperature BIAS CURRENT, vs. supply OFFSET CURRENT, initial OFFSET CURRENT, vs. temperature INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE VOLTAGE RANGE ^S COMMON MODE REJECTION, DC	$T_{\text{C}} = 25^{\circ}\text{C}$ Full temperature range $T_{\text{C}} = 25^{\circ}\text{C}$ $T_{\text{C}} = 25^{\circ}\text{C}$ $T_{\text{C}} = 25^{\circ}\text{C}$ Full temperature range Full temperature range Full temp. range, $V_{\text{CM}} = \pm V_{\text{S}} = 6V$	±V _s -5	±2 ±10 ±30 ±20 ±12 ±50 ±10 ±12 ±50 200 3 ±V _s -3	±6 ±65 ±200 ±30 ±500	*	±1	±3 ±40 * 20 *	mV μV/°C μV/V μV/W nA pA/°C pA/V nA pA/°C MΩ pF V dB
GAIN								
OPEN LOOP GAIN at 10Hz OPEN LOOP GAIN at 10Hz GAIN BANDWIDTH PRODUCT @ 1MHz POWER BANDWIDTH PHASE MARGIN	$\begin{array}{l} T_c = 25^{\circ}\text{C}, \ 1\text{K}\Omega \ \text{load} \\ \text{Full temp. range, } 8\Omega \ \text{load} \\ T_c = 25^{\circ}\text{C}, \ 8\Omega \ \text{load} \\ T_c = 25^{\circ}\text{C}, \ 8\Omega \ \text{load} \\ \text{Full temp. range, } 8\Omega \ \text{load} \\ \end{array}$	96 13	110 108 4 20 20		*	*		dB dB MHz kHz
OUTPUT								
VOLTAGE SWING ³ VOLTAGE SWING ³ VOLTAGE SWING ³ CURRENT, peak SETTLING TIME to .1% SLEW RATE CAPACITIVE LOAD CAPACITIVE LOAD	$\begin{split} &T_{c}=25^{\circ}\text{C}, \text{PA}12=10\text{A}, \text{PA}12\text{A}=15\text{A} \\ &T_{c}=25^{\circ}\text{C}, I_{o}=5\text{A} \\ &\text{Full temp. range, } I_{o}=80\text{mA} \\ &T_{c}=25^{\circ}\text{C} \\ &T_{c}=25^{\circ}\text{C}, 2\text{V step} \\ &T_{c}=25^{\circ}\text{C} \\ &\text{Full temperature range, } A_{v}=1 \\ &\text{Full temperature range, } A_{v}>10 \end{split}$	±V _s -6 ±V _s -5 ±V _s -5 10	2 4	1.5 SOA	15	*	*	V V A μs V/μs nF
POWER SUPPLY								
VOLTAGE CURRENT, quiescent	Full temperature range $T_c = 25$ °C	±10	±40 25	±45 50	•	*	±50	V mA
THERMAL				}				

NOTES: The specification of PA12A is identical to the specification for PA12 in applicable column to the left.

Meets full range specification

 $T_{c} = -55 \text{ to } +125^{\circ}\text{C, F} > 60\text{Hz}$

 $T_c = -55 \text{ to } +125^{\circ}\text{C}$

 $T_c = -55 \text{ to } +125^{\circ}\text{C}$

The power supply voltage for all tests is ±40, unless otherwise noted as a test condition.

+V_s and -V_s denote the positive and negative supply rail respectively. Total V_s is measured from +V_s to -V_s.

Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.

CAUTION

RESISTANCE, AC, junction to case4

RESISTANCE, DC, junction to case

RESISTANCE, junction to air


TEMPERATURE RANGE, case

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation 1. to achieve high MTTF.

TYPICAL PERFORMANCE **GRAPHS**

PA12 • PA12A




GENERAL

Please read the "General Operating Considerations" section, which covers stability, supplies, heatsinking, mounting, current limit, SOA interpretation, and specification interpretation. Additional information can be found in the application notes. For information on the package outline, heatsinks, and mounting hardware, consult the "Accessory and Package Mechanical Data section of the handbook.

SAFE OPERATING AREA (SOA)

The output stage of most power amplifiers has three distinct

- 1. The current handling capability of the transistor geometry and the wire bonds.
- The second breakdown effect which occurs whenever the simultaneous collector current and collector-emitter voltage exceeds specified limits.
- 3. The junction temperature of the output transistors.



The SOA curves combine the effect of all limits for this Power Op Amp. For a given application, the direction and magnitude of the output current should be calculated or measured and checked against the SOA curves. This is simple for resistive loads but more complex for reactive and EMF generating loads. However, the following guidelines may save extensive analytical efforts.

1. Capacitive and dynamic* inductive loads up to the following maximum are safe with the current limits set as specified.

	CAPACIT	IVE LOAD	INDUCTIVE LOAD			
±V _s	$I_{LIM} = 5A$	$I_{LIM} = 10A$	I _{LIM} = 5A	$I_{LIM} = 10A$		
50V	200μF	125μF	5mH	2.0mH		
40V	500μF	350μF	15mH	3.0mH		
35V	2.0mF	850μF	50mH	5.0mH		
30V	7.0mF	2.5mF	150mH	10mH		
25V	25mF	10mF	500mH	20mH		
20V	60mF	20mF	1,000mH	30mH		
15V	150mF	60mF	2,500mH	50mH		

*If the inductive load is driven near steady state conditions, allowing the output voltage to drop more than 8V below the supply rail with $l_{LM}=15A$ or 25V below the supply rail with $l_{LM}=5A$ while the amplifier is current limiting, the inductor must be capacitively coupled or the current limit must be lowered to meet SOA

2. The amplifier can handle any EMF generating or reactive load and short circuits to the supply rail or common if the current limits are set as follows at T_C = 25°C:

±V _s	SHORT TO $\pm V_s$ C, L, OR EMF LOAD	SHORT TO COMMON		
50V	.30A	2.4A		
40V	.58A	2.9A		
35V	.87A	3.7A		
30V	1.5A	4.1A		
25V	2.4A	4.9A		
20V	2.9A	6.3A		
15V	4.2A	8.0A		

These simplified limits may be exceeded with further analysis using the operating conditions for a specific application.

3. The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.

CURRENT LIMITING

To use standard current limiting, leave pin 7 open and proceed per "General Operating Considerations" section of the handbook, where initial setting and variation with temperature are described. Foldover action is described in detail in Application Note 9.

For certain applications, foldover protection allows for increased output current as the output of the Power Op Amp swings close to the supply rail. This function can be activated by connecting pin 7 directly or through a resistor to ground, and controlled by the following equation:

$$I_{LM} = \frac{.65 + \frac{.28\text{Vo}}{20 + R_{FO}}}{R_{CI} + .007^{**}} \tag{1}$$

Where:

ILIM is the current limit, in Amps, at a given output voltage Vo. R_{FO} is the current foldover resistor pin 7 to ground in $K\Omega$. R_{CL} is the current limit resistor in Ω .

Vo is the instantaneous output voltage in V.*

*The basic equation assumes $\rm V_O$ and the current carrying supply are of the same polarity. If these polarities differ, assign $\rm V_O$ a negative value. **.007 Ω = wire bond and pin resistance to R_{cL} connections.

PROCEDURE

Select R_{cL} to provide a safe current limit at V_o = 0:

$$R_{ci}(\Omega) = (.65/l_{i,iM}) - .007$$
 (2)

2. Find the current limit for the maximum output voltage swing and pin 7 connected to ground/common:

$$I_{\text{LIM}} = \frac{.65 + \frac{.28V_{\text{o}}}{20}}{R_{\text{CL}} + .007}$$
 (3)

This is the highest current limit possible at maximum output. It may be decreased without affecting the short circuit current limit by putting a resistor in series with pin 7 to ground.

The following equation can be used to calculate R_{FD} (K Ω) using a lower current limit:

$$R_{FD} = \frac{.28V_o}{I_{LIM} (R_{CL} + .007) - .65} - 20 \tag{4}$$

3. To calculate the current limit at any output voltage (V_o) , use equation "one". If Vo is of opposite polarity to the current carrying supply, assign Vo a negative value and check the calculated current against the SOA graph.

FEATURES

- LOW COST 200°C VERSION OF PA12
- OUTPUT CURRENT at 200°C ±1A
- FULL SPECIFICATIONS -25°C to +125°C
- WIDE SUPPLY RANGE ±10 to ±45V
- CURRENT FOLDOVER PROTECTION
- EXCELLENT LINEARITY Class A/B Output

APPLICATIONS

- MOTOR, VALVE AND ACTUATOR CONTROL
- POWER TRANSDUCERS UP TO 100kHz
- PROGRAMMABLE POWER SUPPLIES UP TO 80V
- TRANSMISSION LINE DRIVER


DESCRIPTION

The PA12H is a low cost, high temperature Power Op Amp made especially for short term use in extreme environmental situations such as down hole instrumentation. The amplifier can power mechanical or electronic transducers and can drive the long transmission lines associated with these applications.

The PA12H, based on the standard PA12's very high power level, leaves a six watt capability after being derated for operation at a case temperature of 200°C. To meet the high temperature requirements for up to 200 hours, polyimid has replaced the standard epoxy for attaching the small signal devices, the melting point of the power transistor attach solder is 264°C.

These hybrid integrated circuits utilize thick film conductors, ceramic capacitors and silicon semiconductors to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package (see Package Outlines) is hermetically sealed and isolated. The use of compressible thermal washers and/or improper mounting torque will void the product warranty. Please see "General Operating Considerations".

EQUIVALENT SCHEMATIC





SPECIFICATIONS

Specifications of the standard PA12 apply to the PA12H with the exception of the temperature range extensions

- 1. The operating and storage temperature ranges extend to +200°C.
- 2. Static and dynamic tests are performed at +125°C as shown in SG 2 and SG 5 of the military PA12M data sheet.
- Additional tests at T_c = 200°C:
 - A. Quiescent current = 100mA max at ±V_s = 45.
 - B. Voltage swing = $\pm V_s$ -4 ($I_o = 1A$, $\pm V_s = 15$)

GENERAL CONSIDERATIONS


The primary aim of the PA12H is to provide a reasonable level of power output at a minimum cost. To achieve this end, full dynamic tests are performed up to 125°C, with only minimal 100% testing at 200°C. This approach saves nearly an order of magnitude over the cost of a fully tested long life product, but does require recognition of two limitations.

First, input parameters such as voltage offset and bias current are not tested above 125°C. This could lead to accuracy problems if the PA12H is used as a precision computational element. Solutions to this limitation include contacting the factory regarding additional testing at higher temperatures or using high temperature small signal amplifiers for computational tasks.

The second limitation of life span requires the PA12H to be used in short term applications. This requirement is mandated by the low cost design concept. At 200°C component degradation is nearly as severe during storage as during actual operation. This must be taken into account when scheduling actual implementation of the finished package.

Please consult the PA12 data sheet for basic information on this amplifier; the PA12M data sheet for details on +125°C tests, and Power Operational Amplifier handbook section "General Operating Considerations," for recommendations on supplies, stability, heatsinks and bypassing.


EXTERNAL CONNECTIONS



PA12M/SMD 5962-9065901HXX

APEX MICROTECHNOLOGY CORPORATION .

1 Oulescent current 1 Input offset voltage 2 S°C ±40V V _W = 0, A _v = 100 ±17 mV 1 Input offset voltage 1 Input offset voltage 2 S°C ±40V V _W = 0 2 S°C ±40V V _W = 0 3 Input offset voltage 4 Input offset voltage 4 Input offset voltage 5 Oulescent current 5 I _O −55°C ±40V V _W = 0, A _v = 100 3 Input offset voltage 4 Input offset voltage 5 Oulescent current 6 I _O −55°C ±40V V _W = 0, A _v = 100 4 ±11.2 mV 2 Input offset voltage 3 Input offset voltage 4 Input offset voltage 4 Input offset voltage 5 Oulescent current 6 I _O −55°C ±40V V _W = 0, A _v = 100 5 D mA 5 Input offset voltage 6 Input offset voltage 7 Oulescent current 7 I _O −55°C ±40V V _W = 0 7 Input offset voltage 8 Input offset voltage 8 V _{OS} −55°C ±40V V _W = 0 8 Input offset voltage 9 V _{OS} −55°C ±40V V _W = 0 9 Input offset voltage 1 Input offset voltage 2 Input offset voltage 2 Input offset voltage 3 Input offset voltage 4 Oulescent current 1 I _{OS} −55°C ±40V V _W = 0, A _v = 100 9 Input offset voltage 1 Input offset voltage 2 Input offset voltage 3 Input offset voltage 4 Oulescent current 1 I _{OS} −55°C ±40V V _W = 0 1 125°C ±40V V _W	SG	PARAMETER	SYMBOL	TEMP.	POWER	TEST CONDITIONS	MIN	MAX	UNITS
1 Input offset voltage	1	Quiescent current	l _o	25°C	±40V	$V_{IN} = 0$, $A_{V} = 100$, $R_{CI} = .1\Omega$		50	mA
1 Input offset voltage	1	Input offset voltage	Vos	25°C	±40V				
1 Input offset voltage 1 Input bias current, +IN 1 Input bias current, +IN 1 Input offset voltage 1 Vos 25°C 25°C 25°C 240V V _W = 0 1 V _W = 0, A _V = 100, R _{CL} = .1Ω 1 Input offset voltage 1 Vos 3 Input offset voltage 2 Vos 3 Input bias current, +IN 1 Input bias current 1 Io 2 Oulescent current 1 Io 2 Oulescent current 1 Io 2 Oulescent current 1 Io 2 Input offset voltage 1 Vos 1 Input bias current 1 Io 2 Oulescent current 1 Io 2 Input offset voltage 1 Vos 1 Input bias current 2 Input offset voltage 2 Vos 1 Input bias current 3 Input bias current 4 Io 2 Input offset voltage 4 Vos 2 Input offset voltage 4 Vos 2 Input offset voltage 4 Vos 3 Input bias current 4 Io 2 Input offset voltage 4 Vos 4 Input bias current 4 Io 2 Input offset voltage 4 Vos 4 Input bias current 5 Io 6 Input offset voltage 5 Vos 6 Input offset voltage 6 Vos 6 Input offset voltage 7 Vos 7 Input bias current 8 Io 8 Input bias current 9 Vos 1 Input bias current 1 Io 8 Input bias current 1 Io 9 Input bias current 1 Input bias current 2 Input bias current 3 Input bias cur	1	Input offset voltage	Vos	25°C	±10V				
1 Inoput bias current, +IN Inoput bias current, -IN Inoput bias current In Inoput bias current +i ₀ 25°C ±40V V _W = 0 ±30 nA ±30 nA ±30 nA nA ±30 nA nA 3 Quiescent current Input offset voltage V ₀₀ -55°C ±40V V _W = 0, A _V = 100, A _V = 100 ±111.2 mV 100 ±111.2 mV 100 mA ±111.2 mV 3 Input offset voltage V ₀₅ 125°C ±40V V _W = 0, A _V = 100 ±112.5 mV ±40V V _W = 0 ±40V V _W = 0 ±115 nA hA ±115 nA nA 2 Input offset voltage V ₀₅ 125°C ±40V V _W = 0, A _V = 100 ±113.5 mV 50 mA ±125°C ±40V V _W = 0 ±18.5 mV 2 Input offset voltage, I ₀ = 10A V ₀₅ 125°C ±40V V _W = 0, A _V = 100 ±113.5 mV ±115.5 mV 3 Input offset voltage, I ₀ = 8A V ₀ 25°C ±46V V _W = 0 ±100 ±113.5 mV 4 Output voltage, I ₀ = 8A V ₀ 25°C ±46V V _W = 0 ±100 ±113.5 mV 4 Output voltage, I ₀ = 8A V ₀ 25°C ±46V V _W = 0 ±100 ±113.5 mV 4 Output voltage, I ₀ = 8A V ₀ 25°C ±46V V _W = 0	1	Input offset voltage	Vos	1					
1 Injout bias current, IN 1 Injout offset current 1 Injout offset current 1 Injout offset current 2 Injout offset voltage 1 V _{OS} −55°C ±40V V _W = 0 2 Injout offset voltage 1 V _{OS} −55°C ±40V V _W = 0, A _V = 100 3 Injout offset voltage 2 V _{OS} −55°C ±40V V _W = 0, A _V = 100 3 Injout offset voltage 3 Injout offset voltage 3 Injout offset voltage 3 Injout offset voltage 4 V _{OS} −55°C ±45V V _W = 0, A _V = 100 4 117.2 mV 3 Injout bias current, +IN 4 Injout bias current, +IN 4 Injout offset current 4 Injout offset current 4 Injout offset current 5 Injout offset voltage 4 V _{OS} 125°C ±40V V _W = 0 4 V _W = 0 4 1115 nA 4 Injout offset voltage 4 V _{OS} 125°C ±40V V _W = 0 4 Injout offset voltage 4 V _{OS} 125°C ±40V V _W = 0 4 Injout offset voltage 4 V _{OS} 125°C ±40V V _W = 0 4 Injout offset voltage 4 V _{OS} 125°C ±40V V _W = 0, A _V = 1000 4 121.5 mV 4 Injout bias current, +IN 4 Injout bias bias bias bias bias bias bias bias	1			1					
1 Input offset current 1 Ios 25°C ±40V V _N = 0	1	•		1					
College Cent current College	1	•		1	L I			1 1	
3 Input offset voltage Vos -55°C ±40V V _N = 0, A _V = 100 ±11.2 mV mV mV mV mV mV mV mV						VIN = 0		130	IIA
3 Input offset voltage V ₀₆ -55°C ±10V V ₁₈ = 0, $A_V = 100$ ±17.2 mV ±12.2 mV ×10.3 lnput bias current, ±1N $A_B = -55°C = \pm 40V = -55°C = \pm 45V = -55°C = \pm 40V = -55°C = \pm 45V = -55°C = \pm 40V = -55°C = \pm 45V = -55°C = \pm 40V = -55°C =$			l _o	-55°C	±40V	$V_{IN} = 0$, $A_{V} = 100$, $R_{CL} = .1\Omega$		100	mA
3 Input offset voltage Vos -55°C ±45V Vis -0 , Av = 100 ±12.2 mV xis -0 xis = -55°C ±40V Vis -0 xis = -55°C ±40V xis = -55		Input offset voltage	Vos	-55°C	±40V	$V_{IN} = 0, A_{V} = 100$		±11.2	mV
3 Input bias current, +IN -I ₈ -55°C ±40V V _N = 0 ±115 nA 3 Input bias current, -IN -I ₈ -55°C ±40V V _N = 0 ±115 nA 4 2 Cuiescent current I ₀ 125°C ±40V V _N = 0 ±115 nA 5 2 Cuiescent current I ₀ 125°C ±40V V _N = 0, A _V = 100 ±115 nA 6 2 Cuiescent current I ₀ 125°C ±40V V _N = 0, A _V = 100 ±12.5 mV 7 2 Input offset voltage V _{0.5} 125°C ±40V V _N = 0, A _V = 100 ±18.5 mV 8 1 1 1 1 1 1 1 1 1		Input offset voltage	V_{os}	-55°C	±10V	$V_{IN} = 0, A_{V} = 100$		±17.2	mV
3 Input bias current, -IN -I _B -55°C ±40V V _N = 0 ±115 nA 2 Cuiescent current I _O 125°C ±40V V _N = 0 0, A _V = 100, R _{GL} = .1Ω 50 mA 2 Input offset voltage V _{OS} 125°C ±40V V _N = 0, A _V = 100 0, R _{GL} = .1Ω ±12.5 mV 2 Input offset voltage V _{OS} 125°C ±40V V _N = 0, A _V = 100 ±12.5 mV 2 Input offset voltage V _{OS} 125°C ±45V V _N = 0, A _V = 100 ±13.5 mV 2 Input bias current, +IN +I _B 125°C ±45V V _N = 0 0, A _V = 100 ±13.5 mV 2 Input bias current, -IN -I _B 125°C ±40V V _N = 0 ±70 nA 2 Input offset voltage V _{OS} 125°C ±40V V _N = 0 ±70 nA 3 Input bias current, -IN +I _B 125°C ±40V V _N = 0 ±70 nA 4 Output voltage, I _O = 10A V _O 25°C ±40V V _N = 0 ±70 nA 5 Input offset current I _{OS} 125°C ±40V V _N = 0 ±70 nA 6 Output voltage, I _O = 5A V _O 25°C ±45V R _L = 50Ω 40 V 7 V _N = 0 ±70 nA ±70 nA 7 V _N = 0 ±70 nA ±70 nA 7 V _N = 0 ±70 nA ±70 nA 8 V _N = 0 ±70 nA ±70 nA 9 V _N = 0 ±70 nA ±70 nA 10 V V _N = 0 ±70 nA ±70 nA 10 V V _N = 0 ±70 nA ±70 nA 10 V V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA ±70 nA 10 V _N = 0 ±70 nA		Input offset voltage	Vos	-55°C	±45V	$V_{IN} = 0, A_{V} = 100$		±12.2	mV
1		Input bias current, +IN	+l _B	-55°C	±40V	$V_{IN} = 0$		±115	nA
3 Input offset current Ios -55°C ±40V V _{IN} = 0 V _{IN} = 0. A _V = 100, R _{CL} = .1Ω 50 mA	3	Input bias current,-IN	I _B	-55°C	±40V	$V_{IN} = 0$		±115	пА
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	3	Input offset current	los	-55°C	±40V	$V_{IN} = 0$		±115	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$									
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		_			l				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$									
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$								±18.5	m∨
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	2		Vos		±45V			±13.5	mV
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	2							±70	nΑ
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-					±70	nΑ
4 Output voltage, $l_0 = 80\text{mA}$	2	Input offset current	los	125°C	±40V	$V_{IN} = 0$		±70	nA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	Output voltage, I _o = 10A	V _o	25°C	±16V	$R_i = 1\Omega$	10		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	Output voltage, I ₀ = 80mA	V ₀	25°C	±45V	$R_i = 500\Omega$			v
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	Output voltage, I ₀ = 5A		25°C	±35V		- 1		v
4 Stability/noise $E_N = 25^{\circ}C = \pm 40V = R_L = 500\Omega, A_V = 1, C_L = 1.5nF = 100 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 100000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 100000 = 100000 = 100000 = 100000 = 100000 = 100000 = 100000 = 1000000 = 1000000 = 10000000 = 100000000$	4	Current limits		25°C	±14V			7.9	-
4 Slew rate A_{OL}	4	Stability/noise		25°C	±40V		-		
4 Open loop gain 4 Common mode rejection	4	Slew rate		25°C	±40V		2.5		
4 Common mode rejection CMR 25° C $\pm 15V$ $R_L = 500\Omega$, $F = DC$, $V_{CM} = \pm 9V$ 74 dB dB 6 Output voltage, $I_O = 8A$ V_O -55° C $\pm 45V$ $R_L = 500\Omega$ $R_L = 500\Omega$ $A_V = 1$, $A_V = 10$ $A_V =$	4	Open loop gain					I	, ,	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	4	Common mode rejection						i	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	_					-			ű.D
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$							8		
6 Slew rate $SR = -55^{\circ}C = \pm 40V = R_L = 500\Omega = 100 = 10$							40		
6 Open loop gain A _{OL} -55° C $\pm 40^{\circ}$ V R _L = 500Ω , F = 10 Hz 96 dB dB \times 5 Output voltage, I _O = $8A$ V _O 125° C $\pm 45^{\circ}$ V R _L = 500Ω , F = DC , V _{OM} = ± 9 V \times 6 Output voltage, I _O = $8A$ V _O 125° C $\pm 45^{\circ}$ V R _L = 500Ω \times 8 V \times 5 Output voltage, I _O = 80 mA V _O 125° C $\pm 45^{\circ}$ V R _L = 500Ω \times 40 V \times 5 Stability/noise E _N 125° C $\pm 40^{\circ}$ V R _L = 500Ω , A _V = 1, C _L = 1.5 nF \times 1 mV 5 Slew rate SR 125° C $\pm 40^{\circ}$ V R _L = 500Ω , F = 10 Hz 96 dB		- 1						1	mV
6 Common mode rejection CMR -55° C $\pm 15V$ $R_L = 500\Omega$, $F = DC$, $V_{CM} = \pm 9V$ 74 dB 5 Output voltage, $I_O = 8A$ V_O 125°C $\pm 14V$ $R_L = 1\Omega$ 8 V_O 125°C $\pm 45V$ $R_L = 500\Omega$ 40 V_O 5 Stability/noise E_N 125°C $\pm 40V$ $R_L = 500\Omega$ $E_N = 1.5 \cdot 10$ 1 mV 5 Slew rate $E_N = 125^{\circ}$ C $E_N = 125^$				-55°C	±40V		2.5	10	V/μs
5 Output voltage, $I_{o} = 8A$ V_{o} 125°C ±14V $R_{L} = 1Ω$ 8 V 5 Output voltage, $I_{o} = 80mA$ V_{o} 125°C ±45V $R_{L} = 500Ω$ 40 V 5 Stability/noise E_{N} 125°C ±40V $R_{L} = 500Ω$, $A_{V} = 1$, $C_{L} = 1.5nF$ 1 mV 5 Slew rate SR 125°C ±40V $R_{L} = 500Ω$ 2.5 10 V/μs 5 Open loop gain A_{OL} 125°C ±40V $R_{L} = 500Ω$, $F = 10Hz$ 96 dB			A _{OL}		±40V		96	ļ	dB
5 Output voltage, $I_O = 80 mA$	6	Common mode rejection	CMR	–55°C	±15V	$R_L = 500\Omega, F = DC, V_{CM} = \pm 9V$	74	ĺ	dB
5 Output voltage, $I_0 = 80 \text{mA}$ V_0 $125 ^{\circ}\text{C}$ $\pm 45 \text{V}$ $R_L = 500 \Omega$	5	Output voltage, I _O = 8A	v _o	125°C	±14V	$R_i = 1\Omega$	8		V
5 Stability/noise E_N 125°C ±40V $R_L = 500\Omega$, $A_V = 1$, $C_L = 1.5$ nF 1 mV 5 Slew rate SR 125°C ±40V $R_L = 500\Omega$ 2.5 10 V/μs 5 Open loop gain A_{OL} 125°C ±40V $R_L = 500\Omega$, $F = 10$ Hz 96 dB	5						_		
5 Slew rate SR 125°C ±40V $R_L = 500\Omega$ 2.5 10 V/μs 5 Open loop gain A_{OL} 125°C ±40V $R_L = 500\Omega$, $F = 10$ Hz 96 dB							70	1	
5 Open loop gain A _{OL} 125°C ±40V R _L = 5002, F = 10Hz 96 dB		•			1		25		



- These components are used to stabilize device due to poor high frequency characteristics of burn in board.
- Input signals are calculated to result in internal power dissipation of approximately 2.1W at case temperature = 125°C.