# Advanced Micro Devices

# PAL20R8 Family

# 24-Pin TTL Programmable Array Logic

#### DISTINCTIVE CHARACTERISTICS

- As fast as 5 ns maximum propagation delay
- Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
- Programmable replacement for high-speed TTL logic
- Power-up reset for initialization
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP and 28-pin PLCC packages save space

## **GENERAL DESCRIPTION**

The PAL20R8 Family (PAL20L8, PAL20R8, PAL20R6, PAL20R4) includes the PAL20R8-5 Series which is ideal for high-performance applications. The PAL20R8 Family is provided in the standard 24-pin DIP and 28-pin PLCC pinouts.

The devices provide user programmable logic for replacing conventional SSI/LSI gates and flip-flops at a reduced chip cost.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.

AMD's FusionPLD program allows PAL20R8 Family designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.

# PRODUCT SELECTOR GUIDE


Device	Dedicated Inputs	Outputs	Product Terms/Output	Feedback	Enable
PAL20L8	14	6 comb. 2 comb.	7 7	I/O -	prog. prog.
PAL20R8	12	8 reg.	8	reg.	pin
PAL20R6	12	6 reg. 2 comb,	8 7	reg. I/O	pin prog.
PAL20R4	12	4 reg. 4 comb.	8 7	reg. I/O	pin prog.


0257526 0034924 655 📟

Publication# 16490 Rev. C Amendment /0 Issue Date: October 1994

2-169


# **BLOCK DIAGRAMS**





# **-** 0257526 0034925 591 **-**

2-170 PAL20R8 Family




■ 0257526 0034926 428 ■ PAL20R8 Family 2-171



# CONNECTION DIAGRAMS

# **Top View**

# SKINNYDIP/FLATPACK



Note: Pin 1 is marked for orientation.

Note	20L8	20R8	20R6	20R4
1	lo	CLK	CLK	CLK
2	l <sub>13</sub>	ŌĒ	ŌĒ	ŌĒ
3	O <sub>1</sub>	O <sub>1</sub>	I/O <sub>1</sub>	I/O <sub>1</sub>
4	I/O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	I/O <sub>2</sub>
5	I/O <sub>3</sub>	Оз	О3	О3
6	1/04	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>
7	1/05	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>
8	I/O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>
9	1/07	O <sub>7</sub>	O <sub>7</sub>	1/07
10	О8	O <sub>8</sub>	I/O <sub>8</sub>	I/O <sub>8</sub>


# **PIN DESIGNATIONS**

CLK = Clock GND = Ground

Vcc = Supply Voltage


# PLCC/LCC

JEDEC: Applies to -5, -7(-12/10 mil), -10(-15 mil), B-2 Series Only



### **PLCC**


Applies to B and A Series Only



1649CB-7

# LCC

Applies to B and A Series Only



0257526 0034927 364 🖿

2-172


PAL20R8 Family



# ORDERING INFORMATION

### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
PAL20L8-5				
PAL20R8-5				
PAL20R6-5				
PAL20R4-5	DO 10			
PAL20L8-10/2	PC, JC			
PAL20R8-10/2				
PAL20R6-10/2				
PAL20R4-10/2	L			
PAL20L8-7				
PAL20R8-7	DO 10 DO			
PAL20R6-7	PC, JC, DC			
PAL20R4-7				

### Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


0257526 0034928 2TO **III** 



## ORDERING INFORMATION

# Commercial Products (MMI Marking Only)

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
PAL20L8	B-2	CNS, CFN, CJS			
PAL20R8					
PAL20R6	В, А	CNS, CNL, CJS			
PAL20R4					

#### **Valid Combinations**

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


Note: Marked with MMI logo.

0257526 0034929 137

# ORDERING INFORMATION

#### **APL Products**

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
PAL20L8					
PAL20R8	10 10 15	IDIA IDOA			
PAL20R6	-10, -12, -15	/BLA, /B3A			
PAL20R4	1				

# Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **Group A Tests**

Group A Tests consist of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11.


### Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.



# ORDERING INFORMATION APL Products (MMI Marking Only)

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
PAL20L8					
PAL20R8	В.	MJS/883B, MW/883B.			
PAL20R6	B, A	ML/883B			
PAL20R4					

#### Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with MMI logo.

#### **Group A Tests**

Group A Tests consist of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11.

# Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.

0257526 0034931 895

\_\_\_\_\_

PAL20R8B/A (Mil)

# FUNCTIONAL DESCRIPTION Standard 24-Pin PAL Family

The standard 24-pin PAL family is comprised of four different devices, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Using any of a number of development packages, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

# Variable Input/Output Pin Ratio

The registered devices have twelve dedicated input lines, and each combinatorial output is an I/O pin. The PAL20L8 has fourteen dedicated input lines, and only six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

# **Programmable Three-State Outputs**

Each output has a three-state output buffer with threestate control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

# Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flipflops that are loaded on the LOW-to-HIGH transition of the clock input.

### Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL20R8 Family will be HIGH due to the active-low outputs. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

# Register Preload

The register on the AMD marked 20R8, 20R6, and 20R4 devices can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

# Security Fuse


After programming and verification, a PAL20R8 Family design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is intact.

# Quality and Testability

The PAL20R8 Family offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

# Technology

The PAL20R8-5, -7 and 10/2 are fabricated with AMD's oxide isolated process. The array connections are formed with highly reliable PtSi fuses. The PAL20R8B, B-2, and A series are fabricated with AMD's trench-isolated bipolar process. The array connections are formed with proven TiW fuses. These processes reduce parasitic capacitances and minimum geometries to provide higher performance.





0257526 0034933 668 🖿

0631368 063.... ----

2-178


PAL20R8 Family





0257526 0034935 430

2-180





Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Static Discharge Voltage . . . . . . . . . . . . . 2001 V

### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ............ 0°C to 75°C

Supply Voltage (Vcc)

with Respect to Ground ..... 4.75 V to 5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
VOL	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	lin = −18 mA, Vcc = Min		-1.2	٧
lн	Input HIGH Current	Vin = 2.7 V, Vcc = Max (Note 2)		25	μΑ
lıL.	Input LOW Current	Vin = 0.4 V, Vcc = Max (Note 2)		-250	μА
tı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
Іохн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = ViH or ViL (Note 2)		100	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		210	mA

#### Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.

  Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



2-182

PAL20R8-5 (Com'l)

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description		Test Conditions	)	Тур	Unit
Cin	Input Capacitance	CLK, OE	VIN = 2.0 V	Vcc = 5.0 V	8	
		l <sub>1</sub> - l <sub>12</sub>		TA = +25°C	5	pF
Соит	Output Capacitance		Vout = 2.0 V	f = 1 MHz	8	

#### Note:

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description			Min (Note 3)	Max	Unit	
tpp	Input or Feedba	ck to Combinatorial Outpu	t	20L8, 20R6, 20R4	1	5	ns
ts	Setup Time from	Input or Feedback to Clo	ck		4.5		ns
tн	Hold Time				0		ns
tco	Clock to Output			1	4	ns	
tskewr	Skew Between I	Registered Outputs (Note	egistered Outputs (Note 4)			1	ns
tw∟	Clock Width	LOW	LOW		4		ns
twн		HIGH		20R4	4		ns
	Maximum	External Feedback	1/(ts + tco)		117		MHz
fmax	Frequency	Internal Feedback (fc	Internal Feedback (fcnt)		125	-	MHz
	(Note 5)	No Feedback	1/(twH + twL)		125		MHz
tpzx	OE to Output Er	ıable			1	6.5	ns
tpxz	OE to Output Disable				1	5	ns
tea .	Input to Output I	Enable Using Product Terr	m Control	20L8, 20R6,	2	6.5	ns
ten	Input to Output I	Disable Using Product Ter	m Control	20R4	2	5	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for ten too ten ten too ten ten too ten to ten
- 4. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.
- 5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

# Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)

Operating in Free Air ...... 0°C to +75°C

Supply Voltage (Vcc)

With Respect to Ground . . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		. V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	lin = -18 mA, Vcc = Min		-1.2	٧
ΗH	Input HIGH Current	Vin = 2.7 V, Vcc = Max (Note 2)		25	μА
ΙιL	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μА
li	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = ViH or ViL (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = Vih or ViL (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (lout = 0 mA) Vcc = Max		210	mA

#### Notes:

2-184

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.



\_\_\_\_\_\_\_

PAL20R8-7 (Com'I)

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	Vin = 2.0 V	V <sub>CC</sub> = 5.0 V	7	
Соит	Output Capacitance	Vout = 2.0 V	T <sub>A</sub> = +25°C f = 1 MHz	8	ρF

#### Note:

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description				Min (Note 3)	Max	Unit	
tPD	Input or Feedba	ck to			20L8, 20R6,	3	7.5	ns
	Combinatorial C	Output 1	Output S	witching	20R4	3	7	
ts	Setup Time from	n Input or Feedbac	ck to Clo	ck		7		ns
tH	Hold Time	·				0		ns
tco	Clock to Output					1	6.5	ns
tskew	Skew Between	Registered Outputs (Note 4)			20R8, 20R6,		1	กร
twL	Clock Width	LOW	LOW		20R4	5		ns
twn		HIGH				5		ns
	Maximum	External Fee	dback	1/(ts + tco)		74		MHz
fmax	Frequency	Internal Feed	Internal Feedback (fcnt)			100		MHz
	(Note 5)	No Feedback	k	1/(tw+ + twL)		100		MHz
tpzx	OE to Output Er	nable				1	8	ns
tpxz	OE to Output Disable				1	8	ns	
tea	Input to Output Enable Using Product Term Control			20L8, 20R6,	3	10	ns	
tER	Input to Output I	Disable Using Pro	duct Ter	m Control	20R4	3	10	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for tPD, tCD, tPZX tPXZ tEA and tER are defined under best case conditions. Future process improvements may after these values; therefore, minimum values are recommended for simulation purposes only.
- 4. Skew is measured with all outputs switching in the same direction.
- 5. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where the frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature ... -65°C to +150°C

Ambient Temperature with
Power Applied ... -55°C to +125°C

Supply Voltage with
Respect to Ground ... -0.5 V to +7.0 V

DC Input Voltage ... -0.5 V to Vcc + 0.5 V

DC Output or I/O Pin Voltage ... -0.5 V to Vcc Max

DC Input Current ... -30 mA to 5 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Static Discharge Voltage ...... 2001 V

## **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ...... 0°C to +75°C

Supply Voltage (Vcc)

with Respect to Ground . . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	lin = −18 mA, Vcc = Min		-1.5	٧
liH	Input HIGH Current	VIN = 2.4 V, VCC = Max (Note 2)		25	μА
lı.	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μА
11	Maximum Input Current	VIN = 5.5 V, Vcc = Max		100	μΑ
lozн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, Vcc = Max Vin = ViH or ViL (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = ViH or ViL (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (lout = 0 mA) Vcc = Max		210	mA

### Notes:

2-186

- These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

0257526 0034941 734

\_\_\_\_\_

PAL20R8-10/2 (Com'l)

# **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	7	
Соит	Output Capacitance	Vout = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	8	рF

#### Note:

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Des	Parameter Description			Min (Note 3)	Max	Unit
tpp	Input or Feedba	ck to Combinatorial Outp	out	20L8, 20R6,			
7				20R4	3	10	ns
ts	Setup Time from	n Input or Feedback to C	lock		10		ns
tн	Hold Time				0		ns
tco	Clock to Output				3	8	ns
twL	Clock Width	LOW	LOW		7		ns
twn	Cidek Width	HIGH		20R4	7		ns
	Maximum	External Feedback	1/(ts + tco)	7	55.5		MHz
fmax	Frequency	Internal Feedback (fo	ONT)	1	58.8		MHz
	(Note 4)	No Feedback	1/(twH + twL)	1	71.4	•	MHz
tpzx	OE to Output Er	nable		7	2	10	ns
tpxz	OE to Output Di	isable		]	2	10	ns
tea	Input to Output	Enable Using Product Te	erm Control	20L8, 20R6,	3	10	ns
ter	Input to Output	Disable Using Product To	erm Cantrol	20R4	3	10	ns

- 2. See Switching Test Circuit for test conditions.
- Output delay minimums for tPD tCQ tPZX tPXX tEA and tEB are defined under best case conditions. Future process improvements
  may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground $-0.5$ V to +7.0 V
DC Input Voltage1.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

# Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL Vcc = Min	2.4		٧
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	IIN = -18 mA, Vcc = Min		-1.5	٧
lн	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μΑ
liL l	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μΑ
ħ	Maximum Input Current	Vin = 5.5 V, Vcc = Max		100	μΑ
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max VIN = VIH or VIL (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max		210	mA

#### Notes:

2-188

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

0257526 0034943 507

\_\_\_\_\_\_

PAL20R8B (Com'l)



# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter Symbol	Parameter Description					Max	Unit
tPD	Input or Feedba	ck to Combinatorial Outpu	k to Combinatorial Output			15	ns
ts	Setup Time from	n Input or Feedback to Clo	ck		15		ns
tH	Hold Time				0		ns
tco	Clock to Output	or Feedback	or Feedback			12	ns
twL	Clock Width	LOW		20R4	10		ns
twn		HIGH		] [	12		ns
<b>6</b>	Maximum	External Feedback	1/(ts + tco)		37		MHz
fmax	(Note 2)	No Feedback	1/(twH + twL)		45		MHz
tpzx	OE to Output Er	ıable				15	ns
tpxz	OE to Output Di	ut Disable				12	ns
tEA	Input to Output I	Input to Output Enable Using Product Term Control		20L8, 20R6,		18	ns
tEA	Input to Output (	Disable Using Product Ter	m Control	20R4		15	ns

<sup>1.</sup> See Switching Test Circuit for test conditions.

<sup>2.</sup> These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.



Storage Temperature ..... -65°C to +150°C

Ambient Temperature with
Power Applied ..... -55°C to +125°C

Supply Voltage with
Respect to Ground ..... -0.5 V to +7.0 V

DC Input Voltage ..... -1.5 V to Vcc + 0.5 V

DC Output or I/O

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

### Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		<b>v</b>
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		<b>V</b>
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	>
Vı	Input Clamp Voltage	IIN = -18 mA, VCC = Min		-1.5	٧
lін	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μА
lı.	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μА
ħ	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		100	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = ViH or ViL (Note 2)		100	μА
lozl	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		-100	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max		105	mA

#### Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

0257526 0034945 38T **=** 

\_\_\_\_

PAL20R8B-2 (Com'l)



# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter Symbol	Parameter Des	Parameter Description					Unit
tPD	Input or Feedba	ck to Combinatorial Outpu	ıt	20L8, 20R6, 20R4		25	ns
ts	Setup Time from	n Input or Feedback to Clo	ock		25		ns
tH	Hold Time			1	0		ns
tco	Clock to Output					15	ns
twL	Clock Width	LOW	LOW		15		ns
twn		HIGH		1	15		ns
	Maximum	External Feedback	1/(ts + tco)		25		MHz
fMAX	Frequency	Internal Feedback (fo	NT)	1	28.5		MHz
	(Note 3)	No Feedback	1/(twH + twL)	]	33.3		MHz
tpzx	OE to Output Er	nable		]		20	ns
tPXZ	OE to Output Di	sable	able			20	ns
tea.	Input to Output i	utput Enable Using Product Term Control		20L8, 20R6,	****	25	ns
ter	Input to Output [	Disable Using Product Ter	m Control	20R4		25	ns

- 1. See Switching Test Circuit for test conditions.
- 2. Calculated from measured fMAX internal.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.



Storage Temperature ... -65°C to +150°C

Ambient Temperature with
Power Applied ... -55°C to +125°C

Supply Voltage with
Respect to Ground ... -0.5 V to +7.0 V

DC Input Voltage ... -1.5 V to Vcc + 0.5 V

DC Output or I/O

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

# **OPERATING RANGES**

### Commercial (C) Devices

with Respect to Ground ..... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min		0.5	>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	lın = −18 mA, Vcc = Min		-1.5	٧
Ιн	Input HIGH Current	Vin = 2.7 V, Vcc = Max (Note 2)		25	μΑ
lı.	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μΑ
lı .	Maximum Input Current	Vin = 5.5 V, Vcc = Max		100	μА
Іогн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μА
lozl	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μA
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		210	mA

## Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

0257526 0034947 152

\_\_\_\_



# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter Symbol	Parameter Description					Max	Unit
tPD	Input or Feedba	ack to Combinatorial Outpu	ut	20L8, 20R6, 20R4		25	ns
ts	Setup Time from	n Input or Feedback to Clo	ock		25		ns
tн	Hold Time			]	0		ns
tco	Clock to Output			20R8, 20R6,		15	ns
twL	Clock Width	LOW	LOW		15		ns
twн		HIGH			15		ns
	Maximum	External Feedback	1/(ts + tco)	]	25		MHz
<b>f</b> MAX	Frequency (Note 3)	Internal Feedback (fo	ENT)	ĺ	28.5		MHz
	(11010 0)	No Feedback	1/(twH + twL)		33		MHz
tpzx	OE to Output E	nable				20	ns
tPXZ	OE to Output D	isable				20	ns
tea .	Input to Output	ut Enable Using Product Term Control		20L8, 20R6,		25	ns
tER	Input to Output	Disable Using Product Ter	m Control	20R4		25	ns

<sup>1.</sup> See Switching Test Circuit for test conditions.

<sup>2.</sup> Calculated from measured fMAX internal.

These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.



720020121100	
Storage Temperature65°C to +150	)°C
Ambient Temperature With Power Applied55°C to +125°C	5°C
Supply Voltage with Respect to Ground0.5 V to +7.	0 V
DC Input Voltage1.2 V to Vcc + 0.	5 V
DC Output or I/O Pin Voltage	

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

# **OPERATING RANGES**

# Military (M) Devices (Note 1)

Supply Voltage (Vcc) with Respect to Ground ...... +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

1. Military products are 100% tested at  $T_C = +25^{\circ}C$ ,  $+125^{\circ}C$ , and  $-55^{\circ}C$ .

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 12 mA VIN = VIH or VIL VCC = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, Vcc = Min		-1.2	٧
lін	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max (Note 4)		25	μА
l <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 4)		-250	μΑ
11	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
ЮZН	Off-State Output Leakage Current HIGH	Vout = 2.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		100	μA
lozu	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 5)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (IouT = 0 mA) V <sub>CC</sub> = Max		210	mA

- 2. For APL Products, Group A, Subgroups 1, 2, and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- 5. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



# **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Descriptions	Test Condition	18	Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	9	
Соит	Output Capacitance	Vout = 2.0 V	T <sub>A</sub> = +25°C f = 1 MHz	10	pF

#### Note:

# SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

		,			-10			-12	
Parameter Symbol	Parameter Des	cription			Min (Note 3)	Max	Min (Note 3)	Max	Unit
tPD	Input or Feedba	ck to Combinatorial Output		20L8, 20R6, 20R4	3	10	3	12	ns
ts	Setup Time from	Input or Feedback to Ck	ock		10		12		ns
tн	Hold Time			1	0		0		ns
tco	Clock to Output			1	3	10	3	12	ńs
tskew	Skew Between F	Registered Outputs (Note 4)		1 i		1		1	ns
twL	Clock Width	LOW		20R8.	8		10		. ns
twH		HIGH	-	20R6, 20R4	8		10		ns
fMAX	Maximum	External Feedback	1/(ts + tco)	20114	50		41.7		MHz
	Frequency (Note 5)	Internal Feedback	(fcnt)		62.5		50		MHz
		No Feedback	1/(tw+ + twL)		62.5		50		MHz
tPZX	OE to Output En	able (Note 5)			3	12	3	15	ns
tPXZ	OE to Output Dis	able (Note 5)			3	12	3	15	ns
tea	Input to Output Enable Using Product Term Control (Note 5)		20L8,	3	12	3	15	ns	
ter	Input to Output Disable Using Product Term Control (Note 5)			20R6, 20R4	3	12	3	15	ns

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

<sup>3.</sup> Output delay minimums for tpd tcq tpzx, tex and tenare defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.

<sup>4.</sup> Skew is measured with all outputs switching in the same direction.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to +5.5 V
DC Output or I/O
Pin Voltage –0.5 V to Vcc Max
DC Input Current30 mA to +5 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

#### OPERATING RANGES

# Military (M) Devices (Note 1) Ambient Temperature (TA) Operating in Free Air

Operating Case (Tc)
Temperature +125°C Max

-55°C Min

Supply Voltage (Vcc) with Respect to Ground . . . . . . . . . +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

 Military products are tested at Tc = +25°C, +125°C, and -55°C per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -2 mA VIN = VIH or VIL VCC = Min	2.4		>
Vol	Output LOW Voltage	IOL = 12 mA VIN = VIH or VIL VCC = Min		0.5	٧
VıH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	<b>&gt;</b>
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, Vcc = Min		-1.5	٧
lн	Input HIGH Current	VIN = 2.4 V, VCC = Max (Note 4)		25	μА
lıL.	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 4)		-250	μΑ
lı .	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		100	μΑ
lozh	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		100	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = Vih or Vit (Note 4)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 5)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max		210	mA

#### Notes:

- 2. For APL Products, Group A, Subgroups 1, 2, and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 5. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



PAL20R8-15 (Mil)

# **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditions			Тур	Unit
Cin	Input Capacitance	Vin = 2.0 V	Vcc = 5.0 V	CLK, OE	12	· · · · · · · · · · · · · · · · · · ·
			T <sub>A</sub> = 25°C	Other Inputs	7	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	Outputs	8	

#### Note:

# **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)**

Parameter Symbol	Parameter Description				Min (Note 3)	Max	Unit
tPD	Input or Feedba Combinatorial C			20L8, 20R6, 20R4	3	15	ns
ts	Setup Time from	n Input or Feedback to Clo	ck		15		ns
tH	Hold Time	Hold Time			0		ns
tco	Clock to Output	Clock to Output			3	13	ns
twL	Clock Width	LOW			10		ns
twn		HIGH		20L8, 20R6, 20R4	10		ns
	Maximum Frequency (Note 5)	External Feedback	1/(ts + tco)		35.7		MHz
fmax		Internal Feedback (fcnt)		ı	37		MHz
		No Feedback	1/(tw+ + twL)		50		MHz
tpzx	OE to Output Er	nable (Note 6)			3	15	ns
tpxz	OE to Output Di	sable (Note 6)			3	15	ns
tEA		Input to Output Enable Using Product Term Control (Note 6)		20L8, 20R6,	3	15	ns
ten	Input to Output I Term Control (N	Disable Using Product ote 6)		20R4	3	15	ns

- See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- Output delay minimums for tPD, tCO, tPZX, tPXZ, tEA, and tER are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. Calculated from measured fMAX internal.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage1.5 V to +5.5 V
DC Output or I/O Pin Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

# **OPERATING RANGES**

# Military (M) Devices (Note 1)

Ambient Temperature (Ta)
Operating in Free Air
Operating Case (Tc)
Temperature +125°C Max
Supply Voltage (Vcc) with
Respect to Ground +4.50 V to +5.50 V

#### Note:

 Military products are tested at Tc = +25°C, +125°C, and -55°C per MIL-STD-883.

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 12 mA VIN = VIH or VIL VCC = Min		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min		-1.5	٧
lін	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max (Note 4)		25	μΑ
lıL	Input LOW Current	VIN = 0.4 V, VCC = Max (Note 4)		-250	μΑ
İr	Maximum Input Current	Vin = 5.5 V, Vcc = Max		1	mA
Іогн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		100	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 4)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 5)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		210	mA

#### Notes:

- 2. For APL Products, Group A, Subgroups 1, 2, and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vouτ = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.



PAL20R8B-2 (Mil)



# **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 1)**

Parameter Symbol	Parameter Des	arameter Description				Max	Unit
tPD	Input or Feedba	k to Combinatorial Output		20L8, 20R6, 20R4		20	ns
ts	Setup Time from	Input or Feedback to Clock			20		ns
tH	Hold Time			0		ns	
tco	Clock to Output	or Feedback			15	ns	
twL	Clasta Middle	LOW		20R8, 20R6,	12		ns
twn	Clock Width	HIGH			12		ns
fMAX	Maximum Frequency	External Feedback	1/(ts + tco)	20R4	28.5		MHz
	(Note 2)	No Feedback	1/(twH + twL)		41.6		MHz
tpzx	OE to Output Er	nable (Note 3)				20	ns
tpxz	OE to Output Di	sable (Note 3)				20	ns
tEA		Input to Output Enable Using Product Term Control (Note 3)		20L8, 20R6,		25	ns
ter	Input to Output I Term Control (N	Disable Using Product ote 3)		20R4		20	ns

- See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage1.5 V to +5.5 V
DC Output or I/O Pin Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

# **OPERATING RANGES**

# Military (M) Devices (Note 1)

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air55°C Mi	in
Operating Case (Tc) Temperature	ЗX
Supply Voltage (Vcc) with Respect to Ground +4.50 V to +5.50	٧

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

 Military products are tested at Tc = +25°C, +125°C, and -55°C per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -2 mA VIN = VIH or VIL VCC = Min	2.4		>
Vol	Output LOW Voltage	IOL = 12 mA VIN = VIH or VIL VCC = Min		0.5	>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	>
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, Vcc = Min		-1.5	>
lн	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max (Note 4)		25	μΑ
lıL	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 4)		-250	μΑ
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
Іохн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, Vcc = Max VIN = VIH or VIL (Note 4)		100	μΑ
lozi.	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = ViH or ViL (Note 4)		-100	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 5)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA) V <sub>CC</sub> = Max		210	mA

#### Notes:

- 2. For APL Products, Group A, Subgroups 1, 2, and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vouτ = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.



PAL20R8A (Mil)


2-200


# **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 1)**

Parameter Symbol	Parameter Description				Min	Max	Unit
tPD	Input or Feedbac	ck to Combinatorial Outpu	20L8, 20R6, 20R4		30	ns	
ts	Setup Time from	p Time from Input or Feedback to Clock			30		ns
tн	Hald Time				0		ns
tco	Clock to Output or Feedback					20	ns
tw.		LOW		20R8, 20R6, 20R4	20		ns
twн	Clock Width	HIGH			20		ns
fMAX	Maximum Frequency (Note 2)	External Feedback	1/(ts + tco)	20114	20		MHz
		No Feedback	1/(tw+ + twL)		25		MHz
tpzx	OE to Output Enable (Note 3)			1		25	ns
tpxz	OE to Output Disable (Note 3)					25	ns
tea	Input to Output Enable Using Product Term Control (Note 3)			20L8, 20R6, 20R4		30	ns
ter	Input to Output Disable Using Product Term Control (Note 3)					30	ns

- See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.


# **SWITCHING WAVEFORMS**







**Combinatorial Output** 


**Registered Output** 








**Clock Width** 



Input to Output Disable/Enable



OE to Output Disable/Enable

#### Notes:


- 1.  $V_T = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V
- 3. Input rise and fall times 2 ns 3 ns typical

2-202


PAL20R8 Family

**■** 0257526 0034957 0T1

# **KEY TO SWITCHING WAVEFORMS**




# **SWITCHING TEST CIRCUIT**



16490C-19


			Commercial		Military		Measured	
Specification	S <sub>1</sub>	C∟	R۱	R₂	R₁	R <sub>2</sub>	Output Value	
tPD, tCO	Closed		•	For -5: 200 Ω			1.5 V	
tPZX, tEA	Z → H: Open Z → L: Closed	50 pF	200 Ω	For rest 390 Ω	390 Ω	750 Ω	1.5 V	
tpxz, ten	H → Z: Open L → Z: Closed	5 pF					H → Z: V <sub>OH</sub> − 0.5 V L → Z: V <sub>OL</sub> + 0.5 V	

# **MEASURED SWITCHING CHARACTERISTICS FOR THE PAL20R8-5**



t<sub>PD</sub> vs. Number of Outputs Switching Vcc = 4.75 V, T<sub>A</sub> = 75°C (Note 1)

16490C-20



t<sub>PD</sub> vs. Load Capacitance V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C

16490C-21

#### Note:


 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where tpp may be affected.

# **0257526 0034959 974**


PAL20R8-5

# **CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS FOR THE PAL20R8-5**

 $Vcc = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ 




16490C-22




Output, HIGH


16490C-23




16490C-24


# CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS FOR THE PAL20R8-7/12 $V_{\rm CC}$ = 5.0 V, $T_{\rm A}$ = 25°C








# INPUT/OUTPUT EQUIVALENT SCHEMATICS



**Typical Input** 



**Typical Output** 




### POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will be HIGH due to the inverting output buffer. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc

can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max	Unit		
tpR	Power-Up Reset Time	1000	ns		
ts	Input or Feedback Setup Time	See Switching C	See Switching Characteristics		
twL	Clock Width LOW				



Power-Up Reset Waveform



# DATA SHEET REVISION SUMMARY FOR PAL20R8 Family Current vs. Voltage (I-V) Characteristics

Inserted PAL20R8-7/12 I-V curves