





**PALC22V10**

**Functional Description (continued)**

PALC22V10 features a variable product term architecture. There are five pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure, the PALC22V10 is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unusable product terms and lower performance.

Additional features of the Cypress PALC22V10 include a synchronous preset and an asynchronous reset product term. These product terms are common to all macrocells, eliminating the need to dedicate standard product terms for initialization function. The device automatically resets on power-up.

For testing of programmed functions, a preload feature allows any or all of the registers to be loaded with an initial value for testing. This is accomplished by raising pin 8 to a supervoltage  $V_{PP}$ , which puts the output drivers in a high-impedance state. The data to be loaded is then placed on the I/O pins of the device and is loaded into the registers on the positive edge of the clock on pin 1. A 0 on the I/O pin preloads the register with a 0, and a 1 preloads the register with a 1. The actual signal on the output pin will be the inversion of the input data. The data on the I/O pins is then removed and pin 8 is returned to a normal TTL voltage. Again, care should be exercised to power sequence the device properly.

The PALC22V10 featuring programmable macrocells and variable product terms provides a device with the flexibility to implement logic functions in the 500 to 800 gate array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output and down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled using product terms. Any output pin may be permanently se-


lected as an output or arbitrarily enabled as an output and an input through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macrocell. These macrocells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a registered mode of operation, the output of the register is fed back into the array, providing current status information to the array. This information is available for establishing the next result in applications such as control state machines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable macrocell product term control of the outputs and variable product terms allows a significant gain in functional density through the use of a programmable logic.

Along with this increase in functional density, the Cypress PALC22V10 provides lower-power operation through the use of CMOS technology and increased testability with a register preload feature. Preload facilitates testing programmed devices by loading initial values into the registers.

**Configuration Table**

Registered/Combinatorial		
$C_1$	$C_0$	Configuration
0	0	Registered/Active LOW
0	1	Registered/Active HIGH
1	0	Combinatorial/Active LOW
1	1	Combinatorial/Active HIGH

**Macrocell**





PALC22V10

Selection Guide

Generic Part Number	I <sub>CC1</sub> (mA)			t <sub>PD</sub> (ns)		t <sub>S</sub> (ns)		t <sub>CO</sub> (ns)	
	"L"	Com/Ind	Mil	Com/Ind	Mil	Com/Ind	Mil	Com/Ind	Mil
22V10-20		90		20		12		12	
22V10-25	55	90	100	25	25	15	18	15	15
22V10-30			100		30		20		20

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... - 65°C to +150°C
- Ambient Temperature with Power Applied ..... - 55°C to +125°C
- Supply Voltage to Ground Potential (Pin 24 to Pin 12) ..... - 0.5V to +7.0V
- DC Voltage Applied to Outputs in High Z State ..... - 0.5V to +7.0V
- DC Input Voltage ..... - 3.0V to +7.0V
- Output Current into Outputs (LOW) ..... 16 mA
- UV Exposure ..... 7258 Wsec/cm<sup>2</sup>

- DC Programming Voltage ..... 14.0V
- Latch-Up Current ..... >200 mA
- Static Discharge Voltage (per MIL-STD-883, Method 8015) ..... >500V

Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +75°C	5V ±10%
Industrial	- 40°C to +85°C	5V ±10%
Military <sup>[1]</sup>	- 55°C to +125°C	5V ±10%

Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = - 3.2 mA Com <sup>1</sup> /Ind I <sub>OH</sub> = - 2 mA Mil	2.4		V
V <sub>OH2</sub>	HIGH Level CMOS Output Voltage <sup>[3]</sup>	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = - 100 µA	V <sub>CC</sub> -1.0V		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = 16 mA Com <sup>1</sup> /Ind I <sub>OL</sub> = 12 mA Mil		0.5	V
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs <sup>[4]</sup>	2.0		V
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs <sup>[4]</sup>		0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , V <sub>CC</sub> = Max.	- 10	+10	µA
I <sub>OZ</sub>	Output Leakage Current	V <sub>CC</sub> = Max., V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	- 40	+40	µA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5V <sup>[3, 5]</sup>	- 30	- 90	mA
I <sub>CC1</sub>	Standby Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND Outputs Open for Unprogrammed Device		55	mA
		"L"		90	mA
		Com <sup>1</sup> /Ind		100	mA
		Mil		100	mA
I <sub>CC2</sub>	Operating Power Supply Current	f <sub>toggle</sub> = F <sub>MAX</sub> <sup>[3]</sup>		65	mA
		"L"		65	mA

Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0V @ f = 1 MHz		10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0V @ f = 1 MHz		10	pF

Notes:

1. t<sub>A</sub> is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Tested initially and after any design or process changes that may affect these parameters.
4. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
5. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.

4 PLDS

Commercial and Industrial Switching Characteristics PALC22V10<sup>[2, 6]</sup>

Parameter	Description	-20		-25		Unit
		Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Input to Output Propagation Delay <sup>[7]</sup>		20		25	ns
t <sub>EA</sub>	Input to Output Enable Delay		20		25	ns
t <sub>ER</sub>	Input to Output Disable Delay <sup>[8]</sup>		20		25	ns
t <sub>CO</sub>	Clock to Output Delay <sup>[9]</sup>		12		15	ns
t <sub>S</sub>	Input or Feedback Set-Up Time	12		15		ns
t <sub>H</sub>	Input Hold Time	0		0		ns
t <sub>P</sub>	External Clock Period (t <sub>CO</sub> + t <sub>S</sub> )	24		30		ns
t <sub>WH</sub>	Clock Width HIGH <sup>[3]</sup>	10		12		ns
t <sub>WL</sub>	Clock Width LOW <sup>[3]</sup>	10		12		ns
f <sub>MAX1</sub>	External Maximum Frequency (1/(t <sub>CO</sub> + t <sub>S</sub> )) <sup>[10]</sup>	41.6		33.3		MHz
f <sub>MAX2</sub>	Data Path Maximum Frequency (1/(t <sub>WH</sub> + t <sub>WL</sub> )) <sup>[3, 11]</sup>	50.0		41.6		MHz
f <sub>MAX3</sub>	Internal Feedback Maximum Frequency (1/(t <sub>CF</sub> + t <sub>S</sub> )) <sup>[12]</sup>	45.4		35.7		MHz
t <sub>CF</sub>	Register Clock to Feedback Input <sup>[13]</sup>		10		13	ns
t <sub>AW</sub>	Asynchronous Reset Width	20		25		ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	20		25		ns
t <sub>AP</sub>	Asynchronous Reset to Registered Output Delay		25		25	ns
t <sub>SPR</sub>	Synchronous Preset Recovery Time	20		25		ns
t <sub>PR</sub>	Power-Up Reset Time <sup>[14]</sup>	1.0		1.0		μs

## Notes:

- Part (a) of AC Test Loads and Waveforms used for all parameters except t<sub>EA</sub>, t<sub>ER</sub>, t<sub>PZX</sub>, and t<sub>PRX</sub>. Part (b) of AC Test Loads and Waveforms used for t<sub>EA</sub>, t<sub>ER</sub>, t<sub>PZX</sub>, and t<sub>PRX</sub>.
- This specification is guaranteed for all device outputs changing state in a given access cycle. See part (d) of AC Test Loads and Waveforms for the minimum guaranteed negative correction which may be subtracted from t<sub>PD</sub> for cases in which fewer outputs are changing state per access cycle.
- This parameter is specified as the time after output disable input during which the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5V below V<sub>OH</sub> min. or a previous LOW level has risen to 0.5V above V<sub>OL</sub> max. Please see part (e) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels.
- This specification is guaranteed for all device outputs changing state in a given access cycle. See part (d) of AC Test Loads and Waveforms for the minimum guaranteed negative correction that may be subtracted from t<sub>CO</sub> for cases in which fewer outputs are changing state per access cycle.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
- This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. This parameter is tested periodically by sampling production product.
- This parameter is calculated from the clock period at f<sub>MAX</sub> internal (1/f<sub>MAX3</sub>) as measured (see Note 12 above) minus t<sub>S</sub>.
- The registers in the PALC22V10 have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in V<sub>CC</sub> must be monotonic and the timing constraints depicted in Power-Up Reset Waveform must be satisfied.





PALC22V10

Military Switching Characteristics PALC22V10<sup>[2, 6]</sup>


Parameter	Description	-25		-30		Unit
		Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Input to Output Propagation Delay <sup>[7]</sup>		25		30	ns
t <sub>EA</sub>	Input to Output Enable Delay		25		25	ns
t <sub>ER</sub>	Input to Output Disable Delay <sup>[8]</sup>		25		25	ns
t <sub>CO</sub>	Clock to Output Delay <sup>[9]</sup>		15		20	ns
t <sub>S</sub>	Input or Feedback Set-Up Time	18		20		ns
t <sub>HI</sub>	Input Hold Time	0		0		ns
t <sub>p</sub>	External Clock Period (t <sub>CO</sub> + t <sub>S</sub> )	33		40		ns
t <sub>WH</sub>	Clock Width HIGH <sup>[3]</sup>	14		16		ns
t <sub>WL</sub>	Clock Width LOW <sup>[3]</sup>	14		16		ns
f <sub>MAX1</sub>	External Maximum Frequency (1/(t <sub>CO</sub> + t <sub>S</sub> )) <sup>[10]</sup>	30.3		25.0		MHz
f <sub>MAX2</sub>	Data Path Maximum Frequency (1/(t <sub>WH</sub> + t <sub>WL</sub> )) <sup>[3, 11]</sup>	35.7		31.2		MHz
f <sub>MAX3</sub>	Internal Feedback Maximum Frequency (1/(t <sub>CF</sub> + t <sub>S</sub> )) <sup>[12]</sup>	32.2		28.5		MHz
t <sub>CF</sub>	Register Clock to Feedback Input <sup>[13]</sup>		13		15	ns
t <sub>AW</sub>	Asynchronous Reset Width	25		30		ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	25		30		ns
t <sub>AP</sub>	Asynchronous Reset to Registered Output Delay		25		30	ns
t <sub>SPR</sub>	Synchronous Preset Recovery Time	25		30		ns
t <sub>PR</sub>	Power-Up Reset Time <sup>[14]</sup>	1.0		1.0		μs

4  
PLDs


AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT (Commercial)




Equivalent to: THEVENIN EQUIVALENT (Military)






AC Test Loads and Waveforms (continued)




Parameter	$V_X$	Output Waveform—Measurement Level
$t_{ER}(-)$	1.5V	V <sub>OH</sub> 0.5V $V_X$ V10-8
$t_{ER}(+)$	2.6V	V <sub>OL</sub> 0.5V $V_X$ V10-9
$t_{EA}(+)$	$V_{thc}$	V <sub>X</sub> 0.5V $V_{OH}$ V10-10
$t_{EA}(-)$	$V_{thc}$	V <sub>X</sub> 0.5V $V_{OL}$ V10-11

(e) Test Waveforms

Switching Waveform



Power-Up Reset Waveform<sup>[14, 15]</sup>




**Note:**  
 15. The clock signal input must be in a valid LOW state ( $V_{IN}$  less than 0.8V) or a valid HIGH state ( $V_{IN}$  greater than 2.4V) prior to occurrence of the 10% level on the monotonically rising power supply voltage as shown in Power-Up Reset Waveform. In addition, the clock input signal must remain stable in that valid state as indicated until the 90% level on the power supply voltage has been reached. The clock signal may transition LOW to HIGH to clock in new data or to execute a synchronous preset after the indicated delay ( $t_{PR} + t_s$ ) has been observed.



PALC22V10










Functional Logic Diagram for PALC22V10



4  
PLDs






Typical DC and AC Characteristics



V10-16



Typical DC and AC Characteristics (continued)



Erasure Characteristics

Wavelengths of light less than 4000Å begin to erase the PALC22V10. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high-ambient light levels can create hole-electron pairs that may cause blank check failures or verify errors when programming windowed parts. This phenomenon can be avoided by placing an opaque label over the window during programming in high-ambient light environments.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537Å for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm<sup>2</sup>. For an ultraviolet lamp with a 12 mW/cm<sup>2</sup> power rating, the exposure would be approximately 35 minutes. The PALC22V10 needs to be placed within one inch of the lamp during erasure. Permanent damage may result if the device is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm<sup>2</sup> is the recommended maximum dosage.

Ordering Information 22V10

I <sub>CC</sub> (mA)	t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>CO</sub> (ns)	Ordering Code	Package Name	Package Type	Operating Range
90	20	12	12	PALC22V10-20HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial/ Industrial
				PALC22V10-20JC/JI	J64	28-Lead Plastic Leaded Chip Carrier	
				PALC22V10-20PC/PI	P13	24-Lead (300-Mil) Molded DIP	
				PALC22V10-20WC/WI	W14	24-Lead (300-Mil) Windowed CerDIP	
55	25	15	15	PALC22V10L-25HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial
				PALC22V10L-25JC	J64	28-Lead Plastic Leaded Chip Carrier	
				PALC22V10L-25PC	P13	24-Lead (300-Mil) Molded DIP	
				PALC22V10L-25WC	W14	24-Lead (300-Mil) Windowed CerDIP	
90	25	15	15	PALC22V10-25HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial/ Industrial
				PALC22V10-25JC/JI	J64	28-Lead Plastic Leaded Chip Carrier	
				PALC22V10-25PC/PI	P13	24-Lead (300-Mil) Molded DIP	
				PALC22V10-25WC/WI	W14	24-Lead (300-Mil) Windowed CerDIP	
100	25	18	15	PALC22V10-25DMB	D14	24-Lead (300-Mil) CerDIP	Military
				PALC22V10-25KMB	K73	24-Lead Rectangular Cerpack	
				PALC22V10-25LMB	L64	28-Square Leadless Chip Carrier	
				PALC22V10-25QMB	Q64	24-Pin Windowed Leadless Chip Carrier	
				PALC22V10-25WMB	W14	24-Lead (300-Mil) Windowed CerDIP	

4  
PLDs

**Ordering Information 22V10** (continued)

I <sub>CC</sub> (mA)	t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>CO</sub> (ns)	Ordering Code	Package Name	Package Type	Operating Range
100	30	20	20	PALC22V10-30DMB	D14	24-Lead (300-Mil) CerDIP	Military
				PALC22V10-30KMB	K73	24-Lead Rectangular Cerpack	
				PALC22V10-30LMB	L64	28-Square Leadless Chip Carrier	
				PALC22V10-30QMB	Q64	24-Pin Windowed Leadless Chip Carrier	
				PALC22V10-30WMB	W14	24-Lead (300-Mil) Windowed CerDIP	

**MILITARY SPECIFICATIONS****Group A Subgroup Testing****DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>I<sub>X</sub></sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

**Switching Characteristics**

Parameter	Subgroups
t <sub>PD</sub>	9, 10, 11
t <sub>CO</sub>	9, 10, 11
t <sub>S</sub>	9, 10, 11
t <sub>II</sub>	9, 10, 11

Document #: 38-00020-G



CYPRESS  
SEMICONDUCTOR

T-90-20

## PLCC and CLCC Packaging for High-Speed Parts

The semiconductor industry is constantly searching for package options that enhance the capabilities of high-performance devices. For fast device performance with minimal ground bounce, electrical characteristics must include low inductance and capacitance from external pin to die bond-wire pad. A package should also furnish good thermal characteristics for reliability over extended temperature ranges.

Other major properties sought after are low cost, as well as standardized outline/pin configurations for compatibility, ease of manufacturing, and handling throughput. The package must also work with surface mount technology and have a small footprint to save board space.

The package that best meets all these requirements is the PLCC (plastic leaded chip carrier). In the past, utilization of PLCCs was not practical for high-power, bipolar devices. However, the advent of low-power bipolar and BiCMOS ECL-compatible SRAMs and PLDs now provides the opportunity for high-volume usage. As manufacturers switch from bipolar to BiCMOS, the lower power dissipation of high-density ECL SRAMs and complex PLDs promise to give PLCC packages a bright future. For military applications and extended temperature environments or for devices with higher power dissipation, you can substitute the CLCC (ceramic leaded chip carrier).

The PLCC has many desirable qualities:

- Suitable for surface mounting with J-type leads
- Small footprint to save board space
- Low inductance and capacitance for high speed with little ground-bounce
- Good thermal characteristics for reliability over temperature range
- Ease of manufacturing and handling for production throughput
- Low cost compared to CERDIP, flatpack, LCC
- Standard package outline and pin-configuration compatibility

The PLCC's J-type surface-mount leads have the advantage over gull-wing leads, which are susceptible to

fatigue. J leads also enhance handling ease in test and burn-in fixtures. The PLCC's 1-pF capacitance compares favorably with the 3 and 6 pF for plastic DIPs and CERDIPs, and inductance is equally impressive: 2 nH versus 6 and 11 nH for plastic DIP and CERDIP. Unlike flatpacks, PLCCs are available in standard tooling. PLCCs come in a variety of pin configurations, from 18 to over 200 pins, versus a maximum of 40 pins for plastic DIPs.

### The Ceramic Leaded Chip Carrier

For high-temperature environments and high-power devices, you can make use of the ceramic leaded chip carrier (CLCC, Y package), which can also be surface mounted. The Y package has the same footprint and J leads as the PLCC (*Figure 1*) and works well for the faster PLDs and SRAMs.

If you do not know system temperature in the early stages of a design, you can substitute the Y package for the PLCC and vice versa, so long as the device's die junction temperature does not exceed 150°C. The Y package is slightly more expensive than the PLCC, but with a thermal resistance from junction to ambient ( $\Theta_{JA}$ ) of 35°C/W at 500 LFPM, the Y package can dissipate heat more efficiently.

### Reliability


Cypress's bipolar and BiCMOS products in PLCC and CLCC packages go through extensive burn-in and testing at elevated temperature to guarantee package integrity. Cypress strongly recommends 500-LFPM system forced air flow but guarantees reliability in systems with or without the flow if the ambient air does not cause the junction temperature ( $T_j$ ) to exceed 150°C.

The PLCC's  $\Theta_{JA}$  is approximately 45°C/W. The SRAMs have power dissipation that ranges from 780 mW max for the CY100E422L-5 up to 1097 mW max for the CY10E474L-5. This dissipation results in junction temperature rises from 35 to 49°C. The 16P4-type PLD (CY100E302L-6) has a temperature rise of 39°C, and the



T-90-20

28-Lead Plastic Leaded Chip Carrier J64



28-Pin Ceramic Leaded Chip Carrier Y64




Figure 1. Diagrams of 28-Lead Chip Carriers



16P8-type PLD (CY10E301L-6) has a temperature rise of 47°C. The CLCC package's  $\Theta_{JA}$  equals 35°C/W for temperature rises of up to 55°C (CY10E474-3).

### Finding Chip-Level Junction Temperature

The following relationship determines chip-level junction temperature for the PLCC package:

$$T_J = \Delta T + T_A$$

where

$$\Delta T = P_D \times \Theta_{JA}$$

and

$$\Theta_{JA} = \Theta_{JC} + \Theta_{CS} + \Theta_{SA}$$

To calculate worst case junction temperature ( $T_J$ ) use maximum supply  $V_{EE}$  and  $I_{EE}$  for power dissipation and maximum  $T_A$  for the temperature range of interest. For the 10K/10KH CY10E301L in a PLCC, for example, device  $I_{EE} = 170$  mA max and  $V_{EE} = 5.46$  V max for  $P_D = 928$  mW. Add 15 mW per output for a total output  $P_D = 120$  mW. Therefore, the total  $P_D = 1048$  mW.

For a PLCC,  $\Theta_{JA} = 45^\circ\text{C/W}$  at 500 LFPM, and  $\Theta_{JA} = 64^\circ\text{C/W}$  for still air.

For a CLCC,  $\Theta_{JA} = 35^\circ\text{C/W}$  at 500 LFPM, and  $\Theta_{JA} = 54^\circ\text{C/W}$  for still air.

Because

$$T_J = \text{total } P_D \times \Theta_{JA} + T_A$$

and

$T_A = 75^\circ\text{C}$  worst-case commercial temperature range, for the PLCC:

$$T_J = (1.048 \text{ W})(45^\circ\text{C/W}) + 75^\circ\text{C} = 122^\circ\text{C} \text{ at } 500 \text{ LFPM}$$

$$T_J = (1.048 \text{ W})(64^\circ\text{C/W}) + 75^\circ\text{C} = 142^\circ\text{C} \text{ in still air}$$

This calculation is for absolute worst-case data sheet conditions. The burn-in temperature used by Cypress ( $T_J$ ) is much higher than the device will ever see in a system. Note that *most systems will not run at worst case due to guard-banding*. For this reason, use  $V_{EENOM} = 5.2$  V or 4.5V and  $I_{EENOM} = (I_{EEMAX})(85\%)$  for nominal-condition calculations.

### Real-World Values

Obviously, most systems do not operate at the worst-case conditions. Therefore, *Figures 2 through 5* show graphs over different operating conditions to determine failures in time (FITs) and mean time between failure (MTBF) for a typical system or in a worst-case scenario.

The graphs are based on a linear method of interpreting the failures observed at burn-in and indicate the long-term reliability of Cypress devices. You can use the graphs to determine MTBF and FITs for any Cypress device in any package after calculating the appropriate  $\Delta T$ .

The X-axis on the graphs indicates junction temperature. These values are determined by adding the  $\Delta T$  to ambient temperature, as described earlier. As an example, *Figures 2 and 3* note the following critical points for a CY10E301L ECL PLD under three different operating conditions:

- Point A — 10K/10KH typical data sheet conditions: 25°C ambient, nominal  $V_{EE}$  and  $I_{EE}$ , 50Ω loads, 500 LFPM air flow,  $T_J = 64^\circ\text{C}$ , FITs = 7, MTBF = 18,000 yrs.
- Point B — 10K/10KH typical operating conditions: 55°C ambient, nominal  $V_{EE}$  and  $I_{EE}$ , 50Ω loads, 500 LFPM air flow,  $T_J = 94^\circ\text{C}$ , FITs = 45, MTBF = 2800 yrs.
- Point C — 10K/KH absolute worst-case conditions: 75°C ambient, 5.46 V max and 170 mA max, 50Ω loads, 500 LFPM air flow,  $T_J = 122^\circ\text{C}$ , FITs = 225, MTBF = 525 yrs.

The activation energy used for the MTBF and FITs information is 0.7 eV. This is an average number for die-surface-related defects, such as metal and oxide pinholes, etc., but is very conservative for silicon defects or mechanical interfaces to packages. The number is usually 1.0 eV. A small change here results in a significant change in MTBF or FITs. A change to 0.8 eV equates to a 33% reduction in FITs rate or a 50% increase in MTBF.

### The Packages of Choice

The PLCC and CLCC are accepted as the packages of choice by many manufacturers of high-speed devices. Motorola Semiconductor uses the PLCC as the only package for the company's very high speed ECL<sub>NPS</sub> ECL logic family, which stands for "ECL in picoseconds" and is pronounced "eclipse." This family has set-up times and propagation delays in the sub-nanosecond range, with power dissipation of over 1W. Fully compatible with Cypress SRAMs and PLDs, the ECL<sub>NPS</sub> family includes many 10K, 10KH, and 100K standard logic gates, building blocks, and transceivers.



## ECL PLD FITs vs. Tj




Figure 2. Failures in Time vs Junction Temperature

## ECL PLD MTBF vs. Tj




Figure 3. Mean Time Between Failures vs Junction Temp.



## ECL SRAM FITs vs. Tj




Figure 4. Failures in Time vs Junction Temperature

## ECL SRAM MTBF vs. Tj




Figure 5. Mean Time Between Failure vs Junction Temp.