T-79-07-10

3740

DATA AND SPECIFICATIONS DESCRIPTION AND INSTRUCTIONS



Optical Electronics Incorporated

FET INPUT HIGH SLEWING RATE OPERATIONAL AMPLIFIER

FEATURES

SLEW RATE: ±3000V/μsec

SETTLING TIME: 100ns to 0.1%

 OUTPUT: ±10V, ±50mA DIFFERENTIAL INPUT

DRIFT: 20 μV/° C

APPLICATION

- PULSE AMPLIFIER
- TEST EQUIPMENT
- WAVE FORM GENERATOR
- FAST D/A CONVERTERS

DESCRIPTION

The 9740 is constructed of discrete devices in a modular fashion. The FET input provides a very high impedance of at least 100G ohm (1011). The 3000 V/ μ s slew rate makes the 9740 an excellent candidate for applications in data conversion and other high speed designs. The front end contains a monolithic device to control offset and temperature drift. This makes the device applicable where these parameters must be held at a minimum.

The open loop gain is a very high 110dB minimum (120dB typically). This high gain is achieved with a unique feed forward design. The discontinuity to zero which this type of design usually shows is later compensated, so that only a small knee effect can be seen in the gain vs. frequency curve between 100KHz and 1 MHz. The two poles and one zero design provides a 6dB/octave gain vs. frequency roll off.

The 9740 will provide ± 10 Volts at ± 50 mA drive current at the output. Internal short circuit protection is included, which will protect the device from direct short circuits across the output for extended periods of time. It operates from a standard ±15V power supply, and in the guiescent state draws approximately ±33mA. Internal compensation is provided, therefore no external power supply bypass capacitors are needed.



Due to the non-standard construction of the module housing the 9740, it is advisable to use the OEI 11028 socket for insertion in the overall

This very high-speed, high-output current device finds applications in very fast D/A and A/D conversion circuits. Also, of course, video communications and photo multiplier designs can benefit from the speed and bandwidth features the 9740 offers. It can be used as coaxial cable driver and in instrumentation applications, where it can serve as output amplifier. Even CRT deflection circuits or pulse amplification can be accomplished with this device.

49

ELECTRICAL

Specifications at T_A = +25°C, V_{CC} = ±15VDC unless otherwise noted.


MODEL		9740			
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
OPEN LOOP GAIN, DC					
No Load		110	120		dB
RATED OUTPUT					
Voltage Current Output Resistance Max. Load Resistance Capacitive Load	Io = ±50mA Vo = ±10V	±10 ±50 200	±12	10 15	V mA Ω Ω pF
DYNAMIC RESPONSE		<u>. </u>			
Gain-Bandwidth Product ACL = 100 ACL =-1 Slew Rate	$C_F = 5pF, Rx = 22\Omega, Cx = 470pF$	300 100			MHz MHz
A _{CL} =-1 Full Power Bandwidth Settling Time, A _{CL} =-1 ε = 1% ε = 0.1% Small Signal Overshoot	$C_F = 5pF$, $V_O = \pm 10V$ $C_F = 5pF$, $R_X = 22\Omega$, $C_X = 470pF$	3000	4000	60 100 3	V/μsec ns ns dB
INPUT OFFSET VOLTAGE					
Initial Offset vs Temperature	−55° C to +85° C		±5	±10 ±20	mV μV/°C
INPUT BIAS CURRENT					
Initial Bias vs Temperature	−55° C to +85° C		20 Note 1	30	pА
VOLTAGE NOISE DENSITY Rs ≤ 100Ω					
Noise Voltage Noise Current	10KHz 10KHz		40 10	50 20	nV/√Hz pA/√Hz
INPUT IMPEDANCE					
Differential Resistance Capacitance Common-Mode	·	100		5	GΩ pF
Resistance Capacitance	·	100		5	GΩ pF
INPUT VOLTAGE RANGE					
Common-Mode Voltage Range Common-Mode Rejection	Linear Operation at 1KHz	90		±1	V dB
POWER SUPPLY					
Rated Voltage Quiescent Current	Vcc = ±15V	±7	±15	±20 ±33	V mA
TEMPERATURE RANGE					
Specification Operating Storage		-55 -55 -65		+85 +100 +100	ပံ့ ဂိဂိ

NOTE: 9740 1) Doubles approximately every 10° C.

T-79-07-10


9740 TYPICAL PERFORMANCE CURVES

(T_A = +25° C, V_{CC} = ±15VDC unless otherwise noted)



The information in this publication has been carefully checked and is believed to be reliable; however, no responsibility is assumed for possible inaccuracies or omissions. Prices and

specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein.




APPLICATIONS

The design of the 9740 FET input op amp is geared to very high slew rate, fast settling time applications and for designs which combine these high performance parameters with high voltage and current drive requirements. The 3000V/µs slewing rate can be coupled with the ±50mA at ±10V drive capability and this combination gives the 9740 an edge over many similar devices. Because of the FET input, very high impedance and therefore very low bias currents can be realized. The only thing the designer should be aware of is the requirement to maintain the lowest possible capacitive loads for input and output. Internal power supply decoupling is provided and therefore need not be considered. Also, the output is short circuit protected and no additional requirements need be met.

BASIC CONNECTIONS

The basic connections to the device are depicted in figure 1. Although the inverting mode is shown, the device can be used in the noninverting mode with the same results.

In this case, the signal is applied via the input resistor, which in part determines the gain to the summing node. The other part of the gain is of course determined by the feedback $R_{\rm F}.$ This resistor is bypassed by the feedback capacitor for compensation at high frequencies. The resistor from the noninverting node to ground should not be larger than the value of $R_{\rm in}$ and $R_{\rm F}$ in parallel. This resistor is used to balance bias currents from the 9740.



The offset current can be adjusted by the linear pot connected to the rails of the power supply and the resistor $R_{\rm A}$ from the wiper to the summing node of the amplfier. As shown in the note on the figure, this fixed value resistor should be kept to less than one hundred times the feedback resistance. A typical value is 10M ohm.


The load resistor R_L can be chosen to match the input impedance of the following stage or to determine the drive current from the device.

D/A CONVERTER

High-speed D/A conversion systems are an application area where the high slew rate, wide bandwidth, and fast settling time are important parameters. In figure 2 (following page) a circuit is depicted which employs the 9740 in a 12 bit system. Here the DAC-8528 from the Data Device Corporation is assumed to provide the input to the OEI Device. The 8528 has an internal op amp, but better performance can be achieved by use of its current output, which exhibits a 60ns settling time. The voltage output is with a 1µs settling time, 17 times slower. The 9740 has a 100ns settling time (to 0.1%) and is therefore much better matched to the current output of the DAC. In addition, the 9740 exhibits a max 30pA bias current and thus contributes very little error to the system. This is an important consideration, particularly in a 12 bit system, where residual currents can cause appreciable system errors.

The design shown exemplifies operation in the 4mA drive current range. The 2.5K ohm feedback resistor allows the full ±10V output swing.


The compensation capacitor will yield the 3000V/ μ s slew rate the device is capable of and compensates any input capacitance that might appear. The small resistor in the output leg is inserted to somewhat dampen the output, should there be an over- or under-shoot tendency in the signal. The output resistor R_L can be chosen to match the following stage and to allow selection of drive current. T-79-07-10



TEST EQUIPMENT

The circuit of figure 3 exemplifies use of the 9740 as an inverting amplifier with a gain of 10, as it might be used in high speed applications in test equipment. The input signal is applied via the input resistor of 1K ohm to the summing node. The 51 ohm resistor is inserted to terminate the input line and neutralize input capacitance. Since the gain of this stage is set to 10, no lead/lag

network across the input is needed. Of course, this decision also depends on how carefully the layout is designed, because the load capacitance influences the use of this network. The layout given at the end of this section shows a typical example of a good design. The feedback resistor, together with the input resistor, determines the gain of the stage.




T-79-07-10

The capacitor parallel to the feedback resistor helps to compensate for input stray capacitance. The small resistor in the output dampens the circuit somewhat to help eliminate overshoot that might be present in the input signal. The load resistor R_L determines the impedance for the following stage and can be chosen by the designer to best fit his needs. The circuit is capable of a $\pm 50\,\text{mA}$ drive current at a full $\pm 10\text{V}$ output voltage swing. The low drift and good DC characteristics together with the outstanding AC per-

formance make this a very versatile circuit.

PULSE AMPLIFIER

If the requirement exists for a high-speed, fastsettling pulse amplifier, the diagram in figure 4 fits very nicely. Here the amplifier is set for unity gain, since both the input and the feedback resistor are each 1K ohm. The input signal is terminated into 51 ohms and this resistor, together with the capacitor appearing in parallel to the feedback resistor, compensates for stray capacitance that might appear at the input to the 9740.



Since the gain figure is less than 10, a lead/lag network is connected across the inverting and noninverting inputs of the amplifier. This then will eliminate possible oscillations, which the operation near the 180° phase shift point can set up. The values shown are typical for this network. For other gain figures below 10, the two elements can be obtained from the two equations:

$$C_X = 0.1/R_F(\mu F)$$

 $R_X = 0.01 R_F(ohm)$

When the lead/lag circuit is designed, it should be remembered that its use is directed mainly at the suppression of oscillations at the upper frequency range. If the values are chosen too large, the effect will be a slowdown of the overall circuit and thus performance degradation. Some experimentation may be needed to arrive at the best compromise.

As mentioned before, the resistor in the output is used to dampen potential overshoot conditions in the input signal and R_L is, at 200 ohms, set to deliver a full ± 10 Volt swing at $\pm 50 \text{mA}$ drive current. This will, in many cases, allow elimination of a separate driver stage.

A typical PC board layout that minimizes design problems and maximizes the performance of the 9740 is shown in figure 5.




FIGURE 5. PC BOARD LAYOUT (TYPICAL)

Optical Electronics Incorporated

P.O. Box 11140 • Tucson, Arizona 85734 • TLX: 283347 • Ph. 602-624-8358