J

PALCE22V10 Family

24-Pin EE CMOS Versatile PAL Device

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- As fast as 5-ns propagation delay and 142.8 MHz f_{MAX} (external)
- Low-power EE CMOS
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)

- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flatpack and 28-pin PLCC and LCC packages save space
- 5-ns and 7.5-ns versions utilize split leadframes for improved performance

GENERAL DESCRIPTION

The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.


The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active

high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.

BLOCK DIAGRAM




Publication# 16564 Rev. D Amendment/0 Issue Date: February 1996

2-217

CONNECTION DIAGRAMS

Top View



^{*} For -5, this pin must be grounded for guaranteed data sheet performance. If not grounded, AC timing may degrade by about 10%.

Note:

Pin 1 is marked for orientation.

PIN DESIGNATIONS

CLK = Clock

GND = Ground

f = Input

I/O = Input/Output


NC = No Connect

Vcc = Supply Voltage

ORDERING INFORMATION

Commercial and Industrial Products

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
PALCE22V10-5	JC				
PALCE22V10H-7	PC, JC	, <u>-</u>			
PALCE22V10H-10	PC, JC, SC, PI, JI, ZC	/5			
PALCE22V10Q-10	PC, JC				
PALCE22V10H-15	PC, JC, PI, JI, ZC	Blank, /5, /4			
PALCE22V10Q-15	PC, JC	/5			
PALCE22V10H-20	Pl, Jl	/4			
PALCE22V10H-25	PC, JC, SC, PI, JI				
PALCE22V10Q-25	PC, JC	Blank, /4			

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The PALCE22V10 allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.


The PALCE22V10 has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 1). The configuration choice is made according to the user's design

specification and corresponding programming of the configuration bits So - S1. Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it is driven to a high level, selecting the "1" path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

Variable Input/Output Pin Ratio

The PALCE22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.



1 = Erased (charged) EE bit

16564D-4

Figure 1. Output Logic Macrocell Diagram



Registered Output Configuration

Each macrocell of the PALCE22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ($S_1 = 0$), the array feedback is from \overline{Q} of the flip-flop.

Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop $(S_1 = 1)$. In the combinatorial configuration the feedback is from the pin.




Figure 2. Macrocell Configuration Options



Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit S_0 in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high ($S_0 = 1$).

Preset/Reset

For initialization, the PALCE22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10 will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The register on the PALCE22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows

direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

After programming and verification, a PALCE22V10 design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

Programming and Erasing

The PALCE22V10 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The PALCE22V10 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.


Technology

The high-speed PALCE22V10 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clear switching.

PCI Compliance

The PALCE22V10H-5/7/10 is fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The PALCE22V10H-5/7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design.

LOGIC DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage with Respect
to Ground -0.5 V to +7.0 V

DC Input Voltage -0.5 V to Vcc + 1.0 V

DC Output or I/O Pin

Voltage -0.5 V to Vcc + 1.0 V

Static Discharge Voltage 2001 V

Latchup Current (TA = 0°C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH OF VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IoL = 16 mA VIN = VIH or VIL VCC = Min		0.4	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Ін	Input HIGH Leakage Current	V _{IN} = V _{CC} , V _{CC} = Max (Note 2)		10	μА
lıL	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μА
lozн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, Vin = ViL or ViH (Note 2)		10	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max, V _{IN} = V _{IL} or V _{IH} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
Icc (Static)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max		125	mA
Icc (Dynamic)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max, f = 25 MHz		140	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	i
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	1				5	
Symbol	Parameter De	Parameter Description			Max	Unit
tPD	Input or Feed	back to Combinatorial Outpu	t		5	ns
ts1	Setup Time fr	om Input or Feedback		3		ns
ts2	Setup Time fr	om SP to Clock		4		ns
tH	Hold Time			0		ns
tco	Clock to Outp	ut			4	ns
tskewr	Skew Betwee	n Registered Outputs (Note		0.5	ns	
tar	Asynchronous	Reset to Registered Output			7.5	ns
tarw	Asynchronous	s Reset Width		4.5	<u> </u>	ns
tarr	Asynchronous	Reset Recovery Time		4.5		ns
tspr	Synchronous	Preset Recovery Time		4.5		ns
twL		LOW		2.5		ns
twн	Clock Width	HIGH		2.5		ns
	Maximum	External Feedback	1/(ts + tco)	142.8		MHz
fmax	Frequency	Internal Feedback (fcnt)	1/(ts + tcr) (Note 5)	150		MHz
	(Note 4)	No Feedback	1/(tw+ + twL)	200		MHz
te _A	Input to Outpu	Input to Output Enable Using Product Term Control			6	ns
ten	Input to Outpu	ut to Output Disable Using Product Term Control			5.5	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Skew is measured with all outputs switching in the same direction.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: t_{CF} = 1/f_{MAX} (internal feedback) - t_S.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage with Respect
to Ground -0.5 V to +7.0 V

DC Input Voltage -0.5 V to Vcc + 1.0 V

DC Output or I/O Pin

Voltage -0.5 V to Vcc + 1.0 V

Static Discharge Voltage 2001 V

Latchup Current (T_A = 0°C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -3.2 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH or VIL VCC = Min		0.4	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Iн	Input HIGH Leakage Current	VIN = Vcc, Vcc = Max (Note 2)		10	μА
lıL	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μA
ЮZН	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, Vin = Vil or Vih (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max, Vin = ViL or Viн (Note 2)		-100	μА
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max T _A = 25°C (Note 3)	-30	-130	mA
lcc (Static)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max		115	mA
lcc (Dynamic)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max, f = 25 MHz		140	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	VOUT = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

			-7					
Parameter				PI	ЭIP	PL	CC	
Symbol	Parameter De	escription		Min	Max	Min	Max	Unit
tPD	Input or Feedl	pack to Combinatorial Outpu	t	3	7.5	3	7.5	ns
ts1	Setup Time from	om Input or Feedback		5		4.5		ns
t52	Setup Time fr	om SP to Clock		6		6		ns
tн	Hold Time			0		0		ns
tco	Clock to Outp	ut		2	5	2	4.5	ns
tskewr	Skew Betwee	n Registered Outputs (Note	3)		1		1	ns
tan	Asynchronous	Reset to Registered Output			10		10	ns
tarw	Asynchronous	ous Reset Width				7		ns
tarr	Asynchronous	nronous Reset Recovery Time				7		ns
tspr	Synchronous	Preset Recovery Time		7		7		ns
twL	Clock Width	LOW		3.5		3.0		ns
twн	Clock Wigth	HIGH		3.5		3.0		ns
	Maximum	External Feedback	1/(ts + tco)	100		111	lt	MHz
f MAX	Frequency	Internal Feedback (fcnt)	1/(ts + tcF) (Note 5)	125		133		MHz
	(Note 4) No Feedback 1/(twn + twl)		1/(tw+ + twL)	142.8		166		MHz
tEA	Input to Output Enable Using Product Term Control				7.5		7.5	ns
ten	Input to Outpu	t Disable Using Product Ter	m Control		7.5		7.5	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Skew is measured with all outputs switching in the same direction.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: t_{CF} = 1/f_{MAX} (internal feedback) – t_S.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



ABSOLUTE MAXIMUM RATINGS

 Storage Temperature
 -65°C to +150°C

 Ambient Temperature with
 -55°C to +125°C

 Power Applied
 -55°C to +125°C

 Supply Voltage with Respect
 -0.5 V to +7.0 V

 DC Input Voltage
 -0.5 V to Vcc + 1.0 V

 DC Output or I/O Pin
 Voltage

 Voltage
 -0.5 V to Vcc + 1.0 V

 Static Discharge Voltage
 2001 V

 Latchup Current (T_A = 0°C to +75°C)
 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = −3.2 mA VIN = VIH or VIL VCC ≈ Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH or VIL VCC = Min		0.4	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lıн	Input HIGH Leakage Current	V _{IN} = V _{CC} , V _{CC} = Max (Note 2)		10	μА
lıL	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, Vin = ViL or ViH (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViL or ViH (Note 2)		-100	μА
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max T _A = 25° C (Note 3)	-30	-130	mA
lcc (Dynamic)	Supply Current	Outputs Open, (lout = 0 mA), Vcc = Max, f = 25 MHz		120	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

arameter					10	
Symbol	Parameter De	sscription		Min	Max	Unit
tPD	Input or Feed	back to Combinatorial Outpu	t		10	ns
ts1	Setup Time fr	om Input or Feedback		6	<u> </u>	ns
ts2	Setup Time fr	om SP to Clock		7		ns
tн	Hold Time			0		ns
tco	Clock to Outp	ut			6	ns
tan	Asynchronous	Reset to Registered Output			13	ns
tarw	Asynchronous	Reset Width		8		ns
tarr	Asynchronous	Reset Recovery Time		8	 	ns
tspr	Synchronous	Preset Recovery Time		8		ns
twL	01 145 11	LOW		4		ns
twн	Clock Width	HIGH		4	**	ns
	Maximum	External Feedback	1/(ts + tco)	83.3		MHz
f MAX	Frequency	Internal Feedback (fcnt)	1/(ts + tcr) (Note 4)	110		MHz
	(Note 3) No Feedback	No Feedback	1/(tw+ + twL)	125		MHz
tEA	Input to Output Enable Using Product Term Control			10	ns	
ter	Input to Outpu	it Disable Using Product Ter	m Control		9	ns

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

^{2.} See Switching Test Circuit for test conditions.

These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: t_{CF} = 1/f_{MAX} (internal feedback) – t_S.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect
to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to Vcc + 1.0 V
DC Output or I/O Pin
Voltage0.5 V to Vcc + 1.0 V
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground+4.75	V to +5.25 V
Operating Ranges define those limits between tionality of the device is guaranteed.	which the func-

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH or VIL VCC = Min		0.4	٧
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lıн	Input HIGH Leakage Current	V _{IN} = V _{CC} , V _{CC} = Max (Note 2)		10	μΑ
lı∟	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μΑ
Іохн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max V _{IN} = V _I L or V _I H (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IL} or V _{IH} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T _A = 25°C (Note 3)	-30	-130	mA
Icc (Static)	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA), V _{CC} = Max (Note 4)		55	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- This parameter is guaranteed worst case under test condition. Refer to the lcc vs. frequency graph for typical lcc characteristics.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Unit	
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	_
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	1		•	10		
Symbol	Parameter De	escription		Min	Max	Unit
tpD	Input or Feedl	pack to Combinatorial Outpu	ıt		10	ns
ts	Setup Time fro	om Input, Feedback or SP to	Clock	6		กร
tн	Hold Time			0		ns
tco	Clock to Outpo	ut			6	ns
tar	Asynchronous	Asynchronous Reset to Registered Output			13	ns
tanw	Asynchronous	Asynchronous Reset Width				ns
tarr	Asynchronous Reset Recovery Time			8		ns
tspr	Synchronous	Preset Recovery Time		8		ns
twL		LOW		4		ns
twH	Clock Width	HIGH		4		ns
	Maximum	External Feedback	1/(ts + tco)	83		MHz
fmax	Frequency	Internal Feedback (fcnt)	1/(ts + tco) (Note 4)	110		MHz
	(Note 3) No Feedback 1/(twn + twL)			125		MHz
tea	Input to Outpu	t Enable Using Product Ten	m Control		10	ns
ter	Input to Outpu	t Disable Using Product Ter	m Control		9	ns

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

^{2.} See Switching Test Circuit for test conditions.

These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: t_{CF} = 1/f_{MAX} (internal feedback) – t_S.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect
to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to Vcc + 0.5 V
DC Output or I/O Pin
Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current (T _A = 0°C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground (H/Q-15) +4.75 V to +5.25 V
Supply Voltage (Vcc) with Respect to Ground (H/Q-25) +4.5 V to +5.5 V
Operating Ranges define those limits between which the func-

tionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH OT VIL VCC = Min		0.4	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lин	Input HIGH Leakage Current	Vin = Vcc, Vcc = Max (Note 2)		10	μА
lıc	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max (Note 2)		-100	μА
ЮZН	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max, V _{IN} = V _{IL} or V _{IH} (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max, V _{IN} = V _{IL} or V _{IH} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5 V T _A = 25°C (Note 3)	-30	-130	mA
lcc	Supply Current	Vin = 0 V, Outputs Open H (lout = 0 mA), Vcc = Max Q		90 55	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and IOZL (or I_IH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit	
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Danamata				-15		-25		
Parameter Symbol	Parameter De	escription	Min	Max	Min	Max	Unit	
tPD	Input or Feedl	back to Combinatorial Output			15		25	ns
ts	Setup Time fr	om Input, Feedback or SP to	Clock	10		15		ns
tн	Hold Time		-	0		0		ns
tco	Clock to Output				10		15	ns
tar	Asynchronous	ronous Reset to Registered Output			20		25	ns
tarw	Asynchronous Reset Width			15		25		ns
tarr	Asynchronous	Reset Recovery Time		10		25		ns
tspr	Synchronous	Preset Recovery Time		10		25		ns
twL	Clock Width	LOW		8		13	-	ns
twн	Clock wigth	HIGH		8		13		ns
fmax	Maximum	External Feedback	1/(ts + tco)	50		33.3		MHz
	(Note 3) Internal Feedback (fcnt)		1/(ts + tcr) (Note 4)	58.8		35.7		MHz
tea	Input to Outpu	t to Output Enable Using Product Term Control			15		25	ns
ter	Input to Outpu	Input to Output Disable Using Product Term Control			15		25	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- t_{CF} is a calculated value and is not guaranteed, t_{CF} can be found using the following equation: t_{CF} = 1/f_{MAX} (internal feedback) – t_S.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage $\dots -0.5 \text{ V}$ to Vcc + 0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V Static Discharge Voltage2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Latchup Current ($T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$) 100 mA

OPERATING RANGES

Industrial (I) Devices

Ambient Temperature (T_A)
Operating in Free Air -40°C to +85°C
Supply Voltage (Vcc) with
Respect to Ground +4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Descrip	ion	Test Condition	Min	Max	Unit	
Vон	Output HIGH Voltage	e	lон = −3.2 mA	2.4		٧	
Vol	Output LOW Voltage		I _{OL} = 16 mA	VIN = VIH or VIL VCC = Min		0.4	V
ViH	Input HIGH Voltage		Guaranteed Inpo Voltage for all In	2.0		٧	
VIL	Input LOW Voltage		Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	٧
liн	Input HIGH Leakage Current		VIN = Vcc, Vcc = Max (Note 2)			10	μA
lı∟	Input LOW Leakage Current		V _{IN} = 0 V, V _{CC} = Max (Note 2)			-100	μА
lozн	Off-State Output Lea Current HIGH	Off-State Output Leakage Current HIGH		c = Max, (Note 2)		10	μА
lozl	Off-State Output Lea Current LOW	kage	Vout = 0 V, Vcc Vin = Vil or Vih (•		-100	μА
Isc	Output Short-Circuit Current		Vout = 0.5 V, V T _A = 25°C (Note	'	-30	-130	mA
Icc (Static)	Supply Current	H-20/25 H-10/15	V _{IN} = 0 V, Outputs Open (Iout = 0 mA), Vcc = Max			100 110	mA
Icc (Dynamic)	Supply Current		V _{IN} = 0 V, Outputs Open (Iout = 0 mA), Vcc = Max, f = 15 MHz			130	mA

- 1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.
 Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit	
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter	r]		-1	0	-	15	-20		-25			
Symbol	Parameter D	Description		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tPD	Input or Feed	lback to Combinatoria	l Output		10		15		20		25	ns
ts	Setup Time f	rom Input, Feedback	or SP to Clock	7		10		12		15		ns
tн	Hold Time			0		0		0		0		ns
tco	Clock to Out	out			6		10		12	<u> </u>	15	ns
tan	Asynchronou	s Reset to Registered	Output		13		20		25	<u> </u>	25	ns
tarw	Asynchronou	s Reset Width		8		15		20		25		ns
tarr	Asynchronou	s Reset Recovery Tin	s Reset Recovery Time			10		20		25		ns
tspr	Synchronous	Preset Recovery Time8				10		14		25		ns
twL	Clock Width	LOW				8		10		13		ns
twн	Clock wiath	HIGH		4	-	8		10		13		ns
	Maximum	External Feedback	1/(ts + tco)	83.3		50		41.6		33.3		MHz
fMAX	Frequency (Note 3)	Internal Feedback (fcnt)	1/(ts + tcr) (Note 4)	110		58.8		45.4		35.7		MHz
		No Feedback	1/(tw+ + twL)	125		83.3		50		38.5		MHz
tea	Input to Outp Term Control	ut Enable Using Produ	uct		10		15		20		25	ns
ten	Input to Output Disable Using Product Term Control				9		15		20		25	ns


These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


^{2.} See Switching Test Circuit for test conditions.


These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.


t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: t_{CF} = 1/f_{MAX} (internal feedback) - t_S.

SWITCHING WAVEFORMS











Input to Output Disable/Enable





Notes:

- 1. VT = 1.5 V.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 5 ns typical.


0257526 0036841 638

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State


KS000010-PAL

SWITCHING TEST CIRCUIT



			Co	Measured	
Specification	S ₁	CL	R ₁	R ₂	Output Value
tpp, tco	Closed			All except H-5/7:	1.5 V
tea	Z → H: Open Z → L: Closed	50 pF	300 Ω	390 Ω	1.5 V
ter	H → Z: Open L → Z: Closed	5 pF		H-5/7: 300 Ω	H → Z: V _{OH} − 0.5 V L → Z: V _{OL} + 0.5 V

TYPICAL Icc CHARACTERISTICS Vcc = 5.0 V, T_A = 25°C



Icc vs. Frequency

The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for l_{CC} . From this midpoint, a designer may scale the l_{CC} graphs up or down to estimate the l_{CC} requirements for a particular design.

ENDURANCE CHARACTERISTICS

The PALCE22V10 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar

parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

Endurance Characteristics


Symbol	Parameter	Test Conditions	Min	Unit
ton	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

Bus-Friendly Inputs

The PALCE22V10H-15/25, Q-25 (Com'l) and H-20 (Ind) inputs and I/O loop back to the input after the second stage of the input buffer. This configuration reinforces the state of the input and pulls the voltage away from the

input threshold voltage. Unlike a pull-up, this configuration cannot cause contention on a bus. For an illustration of this configuration, see the input/output equivalent schematics.

INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR SELECTED /4 DEVICES*



Device	Rev Letter
PALCE22V10H-15	
PALCE22V10H-20] н
PALCE22V10H-25	1
PALCE22V10Q-25	l i

Output


■ 0257526 0036845 283 **■**

ROBUSTNESS FEATURES


The PALCE22V10X-X/5 devices have some unique features that make them extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative overshoot, eliminating the

possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns for the /5 version. Selected /4 devices are also being retrofitted with these robustness features. See the chart below for device listing.

INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /5 VERSION AND SELECTED /4 DEVICES*



Typical Input



Typical Output

Device	Rev Letter
PALCE22V10H-15	D
PALCE22V10H-25	D
PALCE22V10Q-25	F

Topside Marking:

AMD CMOS PLD's are marked on top of the package in the following manner:

PALCEXXXX

Datecode (3 numbers) Lot ID (4 characters)——(Rev Letter)
The Lot ID and Rev Letter are separated by two spaces.

0257526 0036846 11T |




POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways

Vcc can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The V_{CC} rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Мах	Unit	
tpr	Power-up Reset Time	1000	ns	
ts	Input or Feedback Setup Time	See Swi	tching	
twL	Clock Width LOW	Characte	Characteristics	



Power-Up Reset Waveform

TYPICAL THERMAL CHARACTERISTICS PALCE22V10/4 (PALCE22V10H-15)

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур		
Symbol	nbol Parameter Description		SKINNYDIP	PLCC	Unit
θ _{jc}	Thermal impedance, junction to case		15	16	°C/W
θja	Thermal impedance, junction to ambient		72	54	°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	67	49	°C/W
		400 lfpm air	60	43	°C/W
		600 lfpm air	53	37	°C/W
		800 lfpm air	46	31	°C/W

PALCE22V10/5 (PALCE22V10H-10)

Measured at 25°C ambient. These parameters are not tested.

Parameter			Туј		
Symbol			SKINNYDIP	PLCC	Unit
θjc	Thermal impedance, junction to case		20	18	°C/W
θја	Thermal impedance, junction to ambient		73	55	°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 Ifpm air	66	48	°C/W
		400 lfpm air	61	43	°C/W
		600 lfpm air	55	40	°C/W
		800 lfpm air	52	37	°C/W

Plastic θjc Considerations

The data listed for plastic θ ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

Advanced Micro Devices

PALCE22V10Z Family

Zero-Power 24-Pin EE CMOS Versatile PAL Device

DISTINCTIVE CHARACTERISTICS

- Zero-power CMOS technology
 - 30 µA standby current
 - As fast as 15 ns first-access propagation delay and 50 MHz f_{MAX} (external)
- Unused product term disable for reduced power consumption
- Available in Industrial operating range at 15 ns t_{PD}
 - --- $T_A = -40^{\circ}C$ to $+85^{\circ}C$
 - --- $V_{CC} = +4.5 \text{ V to } +5.5 \text{ V}$
- HC- and HCT-compatible inputs and outputs
- Electrically-erasable technology provides reconfigurable logic and full testability

- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP, 28-pin PLCC, and 24-pin SOIC packages save space

GENERAL DESCRIPTION

The PALCE22V10Z is an advanced PAL device built with zero-power, high-speed, electrically-erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-power CMOS SSI/MSI gates and flip-flops at a reduced chip count.

The PALCE22V10Z provides zero standby power and high speed. At 30 μ A maximum standby current, the PALCE22V10Z allows battery powered operation for an extended period.

The ZPAL™ device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.


The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds

the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE22V10Z designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the Software Reference Guide to PLD Compliers for certified development systems, and the Programmer Reference Guide for approved programmers.

0257526 0036849 929


BLOCK DIAGRAM




CONNECTION DIAGRAMS

Top View

SKINNYDIP/SOIC



PLCC



Note:

Pin 1 is marked for orientation.

PIN DESCRIPTION

CLK = Clock

GND = Ground

l = Input

I/O = Input/Output

NC = No Connect

Vcc = Supply Voltage


0257526 0036850 640



ORDERING INFORMATION

Commercial and Industrial Products

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of these elements:



Valid Combinations			
PALCE22V10Z-15	PI, JI		
PALCE22V10Z-25	PC, JC, SC, Pl. Jl. Sl		

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The PALCE22V10Z is the zero-power version of the PALCE22V10. It has all the architectural features of the PALCE22V10Z has zero standby power and unused product term disable.

The PALCE22V10Z allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PALCE22V10Z has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits S_0-S_1 . Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it floats to Vcc (1), selecting the "1" path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

Variable Input/Output Pin Ratio


The PALCE22V10Z has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

Registered Output Configuration

Each macrocell of the PALCE22V10Z includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ($S_1 = 0$), the array feedback is from \overline{Q} of the flip-flop.

Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ($S_1 = 1$). In the combinatorial configuration the feedback is from the pin.




S ₁	So	Output Configuration
0	0	Registered/Active Low
0	1	Registered/Active High
1	0	Combinatorial/Active Low
1	1	Combinatorial/Active High

0 = Programmed EE bit


1 = Erased (charged) EE bit


15700E-4

Figure 1. Output Logic Macrocell




Registered/Active Low





Combinatorial/Active Low



Combinatorial/Active High

15700E-5

Figure 2. Macrocell Configuration Options

Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit So in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high ($S_0 = 1$).

Preset/Reset

For initialization, the PALCE22V10Z has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

Zero-Standby Power Mode

The PALCE22V10Z features a zero-standby power mode. When none of the inputs switch for an extended period (typically 50 ns), the PALCE22V10Z will go into standby mode, shutting down most of its internal circuitry. The current will go to almost zero ($lcc < 30 \mu A$). The outputs will maintain the states held before the device went into the standby mode.

When any input switches, the internal circuitry is fully enabled and power consumption returns to normal. This feature results in considerable power savings for operation at low to medium frequencies. This savings is illustrated in the Icc vs. frequency graph.

Product-Term Disable

On a programmed PALCE22V10Z, any product terms that are not used are disabled. Power is cut off from these product terms so that they do not draw current. As shown in the lcc vs. frequency graph, product-term disabling results in considerable power savings. This savings is greater at the higher frequencies.

Further hints on minimizing power consumption can be found in the Application Note "Minimizing Power Consumption with Zero-Power PLDs."

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10Z will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The registers on the PALCE22V10Z can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

After programming and verification, a PALCE22V10Z design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

Programming and Erasing

The PALCE22V10Z can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.


Quality and Testability

The PALCE22V10Z offers a very high level of built-in quality.

The erasability of the CMOS PALCE22V10Z allows direct testing of the device array to guarantee 100% programming and functional yields.

Technology

The high-speed PALCE22V10Z is fabricated with AMD's advanced electrically-erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with HC and HCT devices. This technology provides strong input-clamp diodes, output slew-rate control, and a grounded substrate for clean switching.





ABSOLUTE MAXIMUM RATINGS

Ratings for extended periods may affect device reliability. Pro-

gramming conditions may differ.

OPERATING RANGES

tionality of the device is guaranteed.

Industrial (I) Devices

Operating Case	
Temperature (Tc)40°C to +8	5°C
Supply Voltage (Vcc) with	
Respect to Ground +4.5 V to +5	.5 V
Operating Ranges define those limits between which the	funo

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	VIN = VIH or VIL	lон = 6 mA	3.84		٧
		Vcc = Min	Іон = 20 μΑ	Vcc- 0.1		٧
VoL	Output LOW Voltage	Vin = VIH or VIL	IoL = 16 mA		0.5	٧
		Vcc = Min	IoL = 6 mA		0.33	٧
			IoL = 20 μA		0.1	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)		2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1,		0.9	٧	
Іін	Input HIGH Leakage Current	Vin = Vcc, Vcc = Max (Note 3	i)		10	μΑ
lı <u>r.</u>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max (Note 3))		-10	μА
lozh	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max Vin = Vih or ViL (Note 3)			10	μA
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or ViL (Note 3)			-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)		-5	-150	mA
lcc	Supply Current	Outputs Open (lout = 0 mA)	f = 0 MHz	†	30	μА
		Vcc = Max	f = 15 MHz	1	100	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Represents the worst case of HC and HCT standards, allowing compatibility with either.
- 3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_IH and I_{OZH}).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition		Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V TA = 25°C	5	-
Соит	Output Capacitance	Vουτ = 2.0 V	f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter Symbol	Parameter Des	scription		Min	Max	Unit
t _{PD}	Input or Feedba	nput or Feedback to Combinatorial Output			15	ns
ts	Setup Time from	m Input, Feedback or SP to	Clock	10		ns
tн	Hold Time			0		ns
tco	Clock to Output				10	ns
tar	Asynchronous F	Reset to Registered Output	t		20	ns
tarw	Asynchronous F	Reset Width		15		ns
t _{ARR}	Asynchronous F	Asynchronous Reset Recovery Time		10		ns
tser	Synchronous P	Preset Recovery Time		10		ns
twL	Clock Width	LOW		8		ns
t _{wH}		HIGH		8		ns
	Maximum	External Feedback	1/(ts + tco)	50		MHz
fmax	Frequency	Internal Feedback (fcnt)	1/(ts + tcF)	58.8		MHz
TIVIAA	(Notes 3 and 4)	No Feedback	1/(tw+ + twL)	62.5		MHz
tea	Input to Output Enable Using Product Term Control			15	ns	
ten	Input to Output	Disable Using Product Ter	m Control		15	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: t_{CF} = 1/f_{IMAX} (internal feedback) – t_S.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied
Supply Voltage with Respect
to Ground
DC Input Voltage $\dots -0.5 \text{ V}$ to $\text{Vcc} + 0.5 \text{ V}$
DC Output or I/O Pin
Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ($T_C = -40^{\circ}C$ to $+85^{\circ}C$) 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above

these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Pro-

gramming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V
Industrial (I) Devices
Operating Case Temperature (Tc)40°C to +85°C
Supply Voltage (Vcc) with

DC CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	VIN = VIH or VIL	lон = 6 mA	3.84		٧
		Vcc = Min	Іон = 20 μΑ	Vcc- 0.1		٧
Vol	Output LOW Voltage	VIN = VIH or VIL	IoL = 16 mA		0.5	٧
		Vcc ≈ Min	lot = 6 mA		0.33	٧
			IoL = 20 μA		0.1	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)		2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2)			0.9	٧
lін	Input HIGH Leakage Current	VIN = Vcc, Vcc = Max (Note 3)		10	μА
lı <u>r</u>	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 3)			-10	μА
lozн	Off-State Output Leakage Current HIGH	VOUT = VCC, VCC = Max VIN = VIH or VIL (Note 3)			10	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = Vih or Vil. (Note 3)			-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)		- 5	-150	mA
lcc	Supply Current	Outputs Open (Iout = 0 mA)	f = 0 MHz		30	μА
		Vcc = Max	f = 15 MHz		120	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Represents the worst case of HC and HCT standards, allowing compatibility with either.
- 3. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vouτ = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition		Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V Ta = 25°C	5	ָּר
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Note:


SWITCHING CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges (Note 2)


Parameter Symbol	Parameter Des	Parameter Description		Min	Max	Unit
tpD	Input or Feedba	nput or Feedback to Combinatorial Output (Note 3)			25	ns
ts	Setup Time fron	n Input, Feedback or SP to	Clock	15		ns
tн	Hold Time			0		ns
tco	Clock to Output				15	ns
tar	Asynchronous F	Reset to Registered Output	t .		25	ns
tarw	Asynchronous F	synchronous Reset Width		25		ns
tarr	Asynchronous F	Asynchronous Reset Recovery Time		25		ns
tspa	Synchronous Pr	nronous Preset Recovery Time		25		ns
tw∟	OlI. Midde	LOW		10		nş
twн	Clock Width	HIGH		10		ns
	Maximum	External Feedback	1/(ts + tco)	33.3		MHz
fmax	Frequency	Internal Feedback (fcnt)	1/(ts + tcr)	35.7		MHz
THICK	(Notes 4 and 5)	No Feedback	1/(tw+ + twL)	50		MHz
tea	Input to Output I	Input to Output Enable Using Product Term Control			25	ns
ten	Input to Output I	Disable Using Product Ter	m Control		25	ns

- 2. See Switching Test Circuit for test conditions.
- 3. This parameter is tested in Standby Mode. When the device is not in Standby Mode, the too will typically be 5 ns faster.
- 4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 5. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: tcr = 1/f_{MAX} (internal feedback) - ts.

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


SWITCHING WAVEFORMS






Combinatorial Output









Clock Width

Input to Output Disable/Enable





Asynchronous Reset

Synchronous Preset


- 1. $V_T = 1.5 V$ for input signals and $V_{CC}/2$ for output signals.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-5 ns typical.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State


KS000010-PAL

SWITCHING TEST CIRCUIT



Specification	S ₁	S ₂	CL	R ₁	R ₂	Measured Output Value
ten, too	Closed	Closed				Vcc/2
t _{EA}	Z → H: Open Z → L: Closed	Z → H: Closed Z → L: Open	30 pF	820 Ω	820 Ω	Vcc/2
ten	H → Z: Open L → Z: Closed	H → Z: Closed L → Z: Open	5 pF			$H \rightarrow Z$: $V_{OH} - 0.5 V$ $L \rightarrow Z$: $V_{OL} + 0.5 V$

TYPICAL Icc CHARACTERISTICS FOR THE PALCE22V10Z-15 $V_{\rm CC} = 5.0~V,\, T_A = 25^{\circ}C$




*Percent of product terms used.

15700E-14

Icc vs. Frequency
Graph for the PALCE22V10Z-15

TYPICAL I_{CC} CHARACTERISTICS FOR THE PALCE22V10Z-25 $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$



*Percent of product terms used.

15700E-15

I_{CC} vs. Frequency
Graph for the PALCE22V10Z-25



ENDURANCE CHARACTERISTICS

The PALCE22V10Z is manufactured using AMD's advanced Electrically Erasable process. This technology

uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

Endurance Characteristics


Symbol	Parameter	Test Conditions	Min	Unit	
tor	Min Pattern Data Retention Time	Max Storage Temperature	10	Years	
		Max Operating Temperature	20	Years	
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles	

ROBUSTNESS FEATURES


The PALCE22V10Z has some unique features that make it extremely robust, especially when operating in high speed design environments. Input clamping circuitry limits negative overshoot, eliminating the

possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



Typical Output

15700E-16




POWER-UP RESET FOR THE PALCE22V10Z FAMILY

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, four conditions are required to ensure a valid power-up reset. These conditions are:

- The supply voltage prior to the Vcc rise must not exceed Vcc off.
- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.
- If inputs are not switching at the time of power-up, an input transition must take place to assure proper data is set-up in registers or to outputs.

Parameter Symbol	Parameter Description	Max	Unit
tpr	Power-Up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Swi	tching
twL	Clock Width LOW	Characte	eristics
Vcc Off	Supply Voltage Prior to Power-Up	100	m∨



Power-Up Reset Waveform