# **PBL 3799 Subscriber Line Interface Circuit**

#### Description

PBL 3799 is an analog Subscriber Line Interface Circuit (SLIC), which is fabricated in a 75 V bipolar, monolithic process.

The programmable, resistive feed circuit incorporates a switch mode regulator to minimize on-chip power dissipation. A stand-by state further reduces idle power dissipation, while allowing the supervisory functions to be active.

Tip-ring polarity is reversible without altering SLIC supervisory and voice frequency (vf) functions. Tip and ring outputs can be set to high impedance states. These and other operating states are activated via a parallel, four bit control word.

An external resistor controls the off-hook detector threshold current. A ground key detector with internal reference reports tip/ring dc current unbalance. The ring trip detector can operate with both balanced and unbalanced ringing systems. The three detectors are read via a shared output.

Ring and test relay drivers with internal clamp diodes are provided.

The complex or real two-wire impedance is set by a scaled, lumped element network.

Two- to four-wire and four- to two-wire signal conversion is provided by the SLIC in conjunction with either a conventional or a programmable CODEC/filter.

Longitudinal line voltages are suppressed by a control loop within the SLIC.

The SLIC package is 28 pin, dual-in-line or 44-pin j-leaded chip carrier.





Figure 1. Block diagram.

#### Key features

- On-chip switch mode regulator to minimize power dissipation
- Programmable, resistive battery feed
- Line feed characteristics independent of battery variations
- Tip-ring polarity reversal function
- Tip and ring open circuit state; tip open with ring active state
- Detectors:
  - programmable loop current / ring ground detector
  - ground key detector
  - ring trip detector
- Ring and test relay drivers
- Line terminating impedance, complex or real, set by a simple external network
- Hybrid function with conventional or programmable CODEC/filters
- 70 dB longitudinal to metallic balance
- 79 mApeak longitudinal current suppression
- Idle noise < 10 dBrnC; < -80 dBup



### 16E D



# **PBL 3799** T-75-11-17 **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Temperature and humidity				
Storage temperature range	T <sub>Sto</sub>	-55	+150	°C
Operating ambient temperature range	T <sub>Amb</sub>	-40	+85	°C
Operating junction temperature range (Note 1)	T,		+135	°C
Storage humidity (Note 2)	RH	5	95	%RH
Power supply				
V <sub>oc</sub> with respect to ground	V <sub>cc</sub>	-0.4	+6.5	٧
V <sub>EE</sub> with respect to ground	V <sub>EE</sub>	-6.5	+0.4	V
V <sub>eat</sub> with respect to ground	V <sub>Bat</sub>	-70	+0.4	V
Power dissipation				
Continuous power dissipation at T <sub>Amb</sub> = 70 °C (Note 3)				
28-pin, ceramic dual-in-line package			1.7	W
44-pin, ceramic j-leaded chip carrier			1.5	W
Ground				
Voltage between GND1 and GND2 (Note 4)		-0.1	+0.1	٧
Switch mode regulator				
Peak current through regulator switch (pin L)	I <sub>IPK</sub>		150	mA
Regulator switch output (pin L) peak off-state voltage	V <sub>IPk</sub>		+2	V
Relay drivers	- IPK		·	············
Test relay supply voltage	V <sub>TRiv</sub>	V <sub>Bat</sub>	V <sub>cc</sub>	V
Ring relay supply voltage	V <sub>BBIv</sub>	V <sub>Bat</sub>	V <sub>cc</sub>	<del>v</del>
Test relay current	I <sub>TRIV</sub>	Bat	80	mA
Ring relay current	I <sub>RRIV</sub>		80	mA
Ring trip comparator				
Input voltage	V <sub>DT</sub> , V <sub>DR</sub>	V <sub>Bat</sub>	0	
Input current, t <sub>o</sub> = 10 ms	I <sub>DT</sub> , I <sub>DR</sub>	-2	+2	mA
Digital Inputs, outputs C1 - C4, E0, E1, DET, CHCLK	, J., J.,			
Input voltage	V <sub>ID</sub>	-0.4	V <sub>cc</sub>	
Output voltage (DET not active)	V <sub>op</sub>	-0.3	V <sub>cc</sub>	<del></del>
Output current	l <sub>op</sub>		3	mA
TIPX and RINGX terminals	'OD			11/7
TIPX or RINGX continuous voltage (Notes 5, 6)	V <sub>T</sub> , V <sub>R</sub>	-70	<del></del> 1	V
TIPX or RINGX, pulsed voltage, t <sub>w</sub> < 10 ms and t <sub>rap</sub> > 10 s (Notes 5, 6)	V <sub>T</sub> , V <sub>R</sub>	-70	5	<del></del>
TIPX or RINGX, pulsed voltage, $t_w < 1 \mu s$ and $t_{rep} > 10 s$ (Notes 5, 6)	V <sub>T</sub> , V <sub>R</sub>	-90	10	v
TIP or RING, pulsed voltage, t., < 250 ns and t > 10 s (Notes 5, 6, 7)	V <sub>T</sub> , V <sub>R</sub>	-120	15	V
TIPX or RINGX current	- T' *R	-105	105	mA
Recommended operating conditions				
Parameter	Symbol	Min	Max	Unit
Ambient temperature	T <sub>Amb</sub>	0	70	°C
Case temperature	Case	0	90	°C
V <sub>cc</sub> with respect to ground	V <sub>cc</sub>	4.75	5.25	V
V <sub>EE</sub> with respect to ground	Vee	-5.25	-4.75	V
V <sub>Bat</sub> with respect to ground (Notes 8, 9)	V <sub>eat</sub>	-58	-46	V
GND2 with respect to GND1 (Note 10)	V <sub>G12</sub>	0	0	V

4	70



### T-75-11-17

#### Notes


- The circuit includes thermal protection. Refer to section Over-temperature protection. Operation above 140 °C may degrade
  device reliability.
- 2. Applies to ceramic packages.
- 3. A power derating diagram is shown in figure 19. Values apply for junction temperature of 120°C without a heatsink.
- 4. The GND1 and GND2 pins should be connected together via a direct printed circuit board trace.
- 5.  $V_T$  and  $V_R$  are referenced to ground,  $t_w$  is pulse width of a rectangular test pulse and  $t_{rep}$  is pulse repetition rate.
- 6. These voltage ratings require a diode to be installed in series with the  $V_{Bat}$  pin as shown in figure 12 (D<sub>7</sub>).
- 7.  $R_{F1}$ ,  $R_{F2} \ge 20$  ohms is also required. Pulse supplied to TIP and RING outside  $R_{F1}$ ,  $R_{F2}$ , which should be  $\ge 20 \Omega$ .
- 8. For long loop applications with -63 V < V<sub>Bat</sub> < -56 V, the saturation guard reference voltage, V<sub>SGRel</sub>, should be adjusted by calculating a value for resistor R<sub>SG</sub> as described in the text. Note that the adjustment terminal, R<sub>SG</sub>, is available only on leaded chip carrier packages.
- 9.  $V_{Bat}$  should be applied with a  $\partial V_{Bat}/\partial t < 4$  V/µsec. A time constant of 2.6 µs is suggested (e.g. 5.6 ohms and 0.47 µF). The  $V_{Bat}$  terminal must at all times be at a lower potential than any other terminal to maintain proper junction isolation. Refer to section Power-up sequence.
- 10. GND1 and GND2 must be connected before supply voltages.

#### Electrical characteristics

0 °C  $\leq$  T<sub>Amb</sub>  $\leq$  70 °C, V<sub>CC</sub> = +5 V ±5%, V<sub>EE</sub> = -5V ±5%, -58 V  $\leq$  V<sub>Bat</sub>  $\leq$  -46 V, GND1 = GND2, Z<sub>TR</sub> (2-wire ac terminating impedance) = 600 ohms, Z<sub>L</sub> (line impedance) = 600 ohms, R<sub>F1</sub> = R<sub>F2</sub> = 0 ohm, R<sub>T</sub> = 60 kohms, R<sub>RX</sub> = 30 kohms, R<sub>DC1</sub> = R<sub>DC2</sub> = 2 kohms, R<sub>SG</sub> =  $\infty$ , R<sub>D</sub> = 51.1 kohms, R<sub>CH</sub> = 910 ohms, R<sub>Bat</sub> = 10 ohms, C<sub>HP</sub> = 0.22  $\mu$ F, C<sub>DC</sub> = 0.82  $\mu$ F, C<sub>D</sub> = 0.01  $\mu$ F, C<sub>TC</sub> = C<sub>RC</sub> = 2200 pF, C<sub>CH1</sub> = 0.047  $\mu$ F, C<sub>CH2</sub> = 1500 pF, C<sub>F1</sub> = 0.47  $\mu$ F, C<sub>DC</sub> = 0.33  $\mu$ F, L = 1mH, unless otherwise specified. The specifications are with respect to exact external component values. Terminal number reference "pin x/y" denotes 44-pin (x) and 28-pin (y) package terminal number respectively. A single number reference refers to the 28-pin package.

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
2-wire port						
Overload level, V <sub>TRO</sub>	2	1% THD, E, = 0, f = 1 kHz,	3.1	3.5		V <sub>Pk</sub>
		(Notes 1, 2)	9.0	10.1		dBm
			9.0	10.1		dBu
Input impedance, Z <sub>TRX</sub>		Note 3				
Longitudinal impedance, Z <sub>LoT</sub> , Z <sub>LoB</sub>	3	f ≤ 100 Hz		25	40	ohm/wire
Longitudinal current limit, ILOT, ILOR		f ≤ 100 Hz				
		Active state	20	28		mA <sub>rms</sub> /wire
		Stand-by state	8.5	19		mA <sub>rms</sub> /wire
Longitudinal to metallic balance, B <sub>LM</sub>		IEEE Standard 455-1985				Jms
		0.2kHz < f < 3.4kHz, Note 4				
		Normal polarity	63.0	70.0		dB
		Reversed polarity	55.0	65.0		dB
Metallic to longitudinal balance, B		FCC part 68 paragraph 68.310				<del></del>
		0.2kHz < f < 1.0kHz				dB
		1.0kHz < f < 4.0kHz				d₿

Figure 2. Overload level. 1/ $\omega$  C << R<sub>L</sub>, R<sub>1</sub> = 600 ohm, R<sub>T</sub> = 60 kohms. R<sub>RX</sub> = 30 kohms.



# **ERICSSON ≶** *T*=75-11-17

	Ref			_		
Parameter	flg	Conditions	Min	Тур	Max	Unit
Longitudinal to metallic balance, B <sub>LME</sub>	4	0.2kHz < f < 3.4kHz,			-	
		$B_{LME} = 20 \cdot \log \left  \frac{E_{Lo}}{V_{TR}} \right $				
		Normal polarity	63	70		dB
		Reversed polarity	55	65 ·		dB
Longitudinal to four wire balance,B, FF	4	0.2kHz < f < 3.4kHz			·	
		$B_{LFE} = 20 \cdot \log \left  \frac{E_{Lo}}{V_{TV}} \right $				
		Normal polarity 'A'	63	70		dB
		Reversed polarity	55	65		dB
Metallic to longitudinal balance, B <sub>MLE</sub>	5	$B_{MLE} = 20 \cdot \log \left  \frac{E_{TB}}{V_{L}} \right , E_{RX} = 0$				
		0.2kHz < f < 4.0kHz	40			dB
		f = 1.0 kHz		53		dB
Four wire to longitudinal balance,B <sub>rue</sub>	5	$B_{FLE} = 20 \cdot \log \left  \frac{E_{RX}}{V_{Lo}} \right , E_{TR} \text{ source}$	removed			
		0.2kHz < f < 4.0kHz	40			dB
		f = 1.0 kHz		53		dB
2-wire return loss, r		$r = 20 \cdot \log \left  \frac{Z_L + Z_{TB}}{Z_1 - Z_{TB}} \right $ , Note 5				
		0.2kHz ≤ f < 0.5kHz	30	37		dB
		0.5kHz ≤ f < 1.0kHz	25	33		dB
		1.0kHz ≤ f ≤ 3.4kHz	15	24		dB
Polarity reversal time, t <sub>col</sub>		Normal to reversed polarity or		4	15	ms
		reversed to normal polarity				




Figure 3. Longitudinal input impedance.  $Z_{LoT} = Z_{LoR} = \frac{V_{LoT} + V_{LoR}}{I_{Lo}}$ 




Figure 4. Longitudinal-to-metallic ( $B_{\rm LME}$ ) and Longitudinal-to-four-wire ( $B_{\rm LFE}$ ) balance.

 $1/\omega$  C < 150 ohms,  $R_{LT} = R_{LR} = 300$  ohms,  $R_{T} = 60$  kohms,  $R_{RX} = 30$  kohms.




Figure 5. Metallic-to-longitudinal ( $B_{\rm MLE}$ ) and four-wire-to-longitudinal ( $B_{\rm FLE}$ ) balance.

1/ $\omega$  C < 150 ohms,  $R_{\rm LT} = R_{\rm LR} = 300$  ohms,  $R_{\rm T} = 60$  kohms,  $R_{\rm RX} = 30$  kohms.



T-75-1	/-	/	7
--------	----	---	---

Carried and Carried and Carried Academic and Carried and Carried

	D-4			•		//-/
Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
TIPX idle voltage, V <sub>TI</sub>		Normal polarity, Note 6				<del></del>
		$V_{Bat} = -48 \text{ V}$	-5.0	-3.5	-2.0	٧
		V <sub>Bat</sub> = -63 V	-5.0	-3.5	-2.0	٧
RINGX idle voltage, V <sub>RI</sub>		Normal polarity, Note 6				
		$V_{Bat} = -48 \text{ V}$	-40.0	-37.0	-34.0	٧
		$V_{\text{gat}} = -63 \text{ V}$	-54.5	-51.0	-48.0	٧
4-wire transmit port (V <sub>Tx</sub> )						
Overload level, V <sub>TX0</sub>	2	Load impedance > 20 kohms,	3.1	3.5		· V
120	_	f = 1 kHz, 1% THD, E <sub>8x</sub> = 0	9.0	10.1		V <sub>Pk</sub> dBu
		Note 7	3.0	10.1		ubu
Output offset voltage, ΔV <sub>τx</sub>			-20	±5	+20	mV
Output impedance, z <sub>rx</sub>		0.2kHz ≤ f ≤ 3.4kHz		• 10	20	ohm
4-wire receive port (RSN)						Ollill
RSN dc voltage, V <sub>RSN</sub>		1 -0	40			
RSN impedance, z <sub>RSN</sub>		$I_{RSN} = 0$ $0.2kHz \le f \le 3.4kHz$	-10	0	+10	mV
RSN current (I <sub>RSN</sub> ) to metallic		0.2kHz ≤ f ≤ 3.4kHz.		3	20	ohm
		0.2KHZ S I S 3.4KHZ,		40		dB
loop current (I <sub>L</sub> ) gain, α <sub>RSN</sub>		$\alpha_{\rm HSN} = \frac{1}{T_{\rm RSN}}$				
Frequency response		-				
Two-wire to four-wire, g <sub>2-4</sub>	6	0.3kHz ≤ f ≤ 3.4kHz	-0.1	±0.03	+0.1	dB
<del>-</del> •		Relative to 1.0 kHz, 0 dBu				45
		E <sub>BX</sub> = 0 V, (Notes 2, 8)				
Four-wire to two-wire, g <sub>4-2</sub>	6	0.3kHz ≤ f ≤ 3.4kHz	-0.1	±0.03	+0.1	dB
		Relative to 1.0 kHz, 0 dBu				
		E <sub>t</sub> = 0 V, (Notes 2, 9)				
Four-wire to four-wire, g4.4	6	0.3kHz ≤ f ≤ 3.4kHz	-0.1	±0.06	+0.1	dB
		Relative to 1.0 kHz, 0 dBu			,	
		E, = 0 V, (Notes 2, 9)				
Insertion loss						
Two-wire to four-wire, G <sub>2,4</sub>	6	0 dBu, 1 kHz, E <sub>8x</sub> = 0	-0.15	±0.1	+0.15	dB
2.4	-	(Notes 8, 10)	0.10	±0.1	TU. 13	ab
Four-wire to two-wire, G <sub>4-2</sub>	6	0 dBu, 1 kHz, E, = 0	-0.15	±0.1	+0.15	dB
• 4*2	-	(Notes 9, 10)	0.10	± <b>0</b> ,,	TU.10	JD
Four-wire to four-wire, G4.4	6	0 dBu, 1 kHz, E <sub>i</sub> = 0	-0.15	±0.1	+0.15	dB
- 4·4	-	(Notes 9, 10)	0.10	20.1	ŦU, I J	UD.
Gain Tracking						
Two-wire to four-wire (Note 8) and	6	Referenced to -10 dBu, 1 kHz				
The time to loar time (Note o) and						
Four-wire to two-wire (Note 9)		+3 dBu to -30 dBu	-0.1		+0.1	dB




Figure 6. Frequency response, insertion loss, gain tracking, idle channel noise, THD, inter-modulation.  $1/\omega C \ll R_{\rm I}, R_{\rm L} = 600 \ {\rm ohms},$   $R_{\rm T} = 60 \ {\rm kohms}, R_{\rm RX} = 30 \ {\rm kohms}.$ 

# ERICSSON 📁

T-75-11-17

			-	_	• •
Ref fig	Conditions	Min	Тур	Max	Unit
6	$E_{RX} = E_L = 0$ , Notes 2, 11				
	C-msg weighting		10	14	dBmC
	Psophometrical weighting		-80	-76	dBup
Note 12)					
7	12 kHz ≤ f ≤ 1 MHz		-58	-55	dBu
7	12 kHz ≤ f ≤ 90 kHz		-68	-63	dBu
7	90 kHz ≤ f ≤ 1 MHz		-53	-50	dBu
6	0.3kHz ≤ f ≤ 3.4kHz		-64	-50	dB
	0 dBu, 1 kHz test signal, Note 2				
6	0.3 kHz < f <sub>1</sub> , f <sub>2</sub> < 3.4 kHz,				
			-60	-50	dB
			-60	-50	dB
6					
	Level 50 Hz = level f, - 14 dB,				
	•		-65	-50	dB
	HX				
	Active state	47.5	50	52.5	
	Active, polarity reversal state	-52.5	-50	-47.5	٧
	Active and	4.75	5.00	5.25	Ratio
	active, polarity reversal state				
	•				
	Road + Road				
	$K_1 = \frac{1001}{R_{\text{Fact}}}$				
	$R_{no.} + R_{no.} = 4 \text{ kohms}$	26	32	38	mA
	$I_{LShSb} = \frac{130}{R} + R$				
	B <sub>20.4</sub> + B <sub>20.5</sub> = 4 kohms		26		mA
			- <del>-</del>		
	Note 13				
	6 Note 12) 7 7 7 6	fig Conditions $E_{RX} = E_L = 0, \text{ Notes } 2, 11$ $C\text{-msg weighting} \cdot \text{Psophometrical weighting}$ Note 12) $7  12 \text{ kHz} \le f \le 1 \text{ MHz}$ $7  12 \text{ kHz} \le f \le 90 \text{ kHz}$ $7  90 \text{ kHz} \le f \le 1 \text{ MHz}$ $6  0.3 \text{ kHz} \le f \le 3.4 \text{ kHz}$ $0 \text{ dBu, 1 kHz test signal, Note } 2$ $6  0.3 \text{ kHz} < f_1, f_2 < 3.4 \text{ kHz,}$ $Level f_1 = \text{level } f_2 = -25 \text{ to } 0 \text{ dBv}$ $f_1 \ne nf_2, f_2 \ne nf_1, \text{ Note } 2$ $E_{RX} = 0$ $E_L = 0$ $6  0.3 \text{ kHz} < f_1 < 3.4 \text{ kHz}$ $Level 50 \text{ Hz} = \text{level } f_1 - 14 \text{ dB,}$ $Level f_1 = -15 \text{ dBv to } 0 \text{ dBv}$ $f_1 \ne n \cdot 50 \text{ Hz, Note } 2$ $E_{RX} = 0$ $Active \text{ state}$ $Active \text{ state}$ $Active, \text{ polarity reversal state}$	fig Conditions Min $E_{RX} = E_L = 0, \text{ Notes } 2, 11$ $C\text{-msg weighting} \cdot \text{Psophometrical weighting}$ Note 12) $7  12 \text{ kHz} \le f \le 1 \text{ MHz}$ $7  12 \text{ kHz} \le f \le 90 \text{ kHz}$ $7  90 \text{ kHz} \le f \le 1 \text{ MHz}$ $6  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $6  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $6  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $6  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $6  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz} \le f \le 1 \text{ MHz}$ $10  0.3 \text{ kHz}$ $10  0$	fig Conditions Min Typ  6 $E_{RX} = E_L = 0$ , Notes 2, 11 C-msg weighting 10 Psophometrical weighting -80  Note 12)  7 12 kHz ≤ f ≤ 1 MHz -58 7 12 kHz ≤ f ≤ 90 kHz -68 7 90 kHz ≤ f ≤ 1 MHz -53  6 0.3kHz ≤ f ≤ 3.4kHz -53  6 0.3kHz ≤ f ≤ 3.4kHz -64 0 dBu, 1 kHz test signal, Note 2  6 0.3 kHz < f <sub>1</sub> , f <sub>2</sub> < 3.4 kHz, Level f <sub>1</sub> = level f <sub>2</sub> = -25 to 0 dBv f <sub>1</sub> ≠ nf <sub>2</sub> , f <sub>2</sub> ≠ nf <sub>1</sub> , Note 2 $E_{RX} = 0$ -60 $E_L = 0$ -60  6 0.3kHz < f <sub>1</sub> < 3.4kHz Level 50 Hz = level f <sub>1</sub> - 14 dB, Level f <sub>1</sub> = -15 dBv to 0 dBv f <sub>1</sub> ≠ n • 50 Hz, Note 2 $E_{RX} = 0$ -65  Active state 47.5 50 Active and 4.75 5.00  Active and 4.75 5.00 $E_L = 0$ -65	$\begin{array}{cccccccccccccccccccccccccccccccccccc$




Figure 7. Single-frequency out of band noise. Resistance values in ohms,  $V_{Lo} = 1.6 \cdot V_{Lo}^{\prime}$  1/ $\omega$  C << 100 ohms



T=75-11-17

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Tip open circuit state						-
TIPX current, ILTLATO	8	Tip open circuit state	-100	±5	100	μА
RINGX current, I <sub>LRTo</sub>	8	Tip open circuit state				
		R <sub>LRGnd</sub> = 0 ohm	23	35	50	mA
		$R_{LRGrd} = 2.5 \text{ kohms, } V_{8a} = -63 \text{ V}$	22	24		mA
		$R_{LRGrd} = 2.5 \text{ kohms, } V_{Bal} = -48 \text{ V}$	16	18		mA
RINGX voltage, V <sub>RT</sub>	8	I <sub>LRTo</sub> < 23 mA	V <sub>ex</sub> +1	V <sub>eat</sub> +4	V <sub>ee</sub> +6	V
Loop Current Detector						
Tolerance with respect to		Active, stand-by and	-15		15	%
programmed threshold, I LTDOS		polarity reversal states				
		Tip open circuit state	-20		20	%
		Note 14				
Hysteresis, ∂I <sub>LTh</sub>		Active, stand-by and				
		polarity reversal states,				
		$R_{\rm p} = 51.1$ kohms, Note 15	0.4	0.9	1.4	mA
Dial pulse distortion		10 pps, Off-hook: 600 ohms		1	5	%
		On-hook: ∞ ohms				
Ring Trip Comparator Inputs (DT, DR)						
Offset voltage, ΔV <sub>DTR</sub>	9	$V_{Bat} + 1 V < V_{DT}, V_{DR} < -2 V$				
		R = 0 ohm	-20	±10	20	mV
		R = 200 kohm	-40	±10	+40	mV
Input offset current, ∆I <sub>B</sub>	9	$V_{Bat} + 1 V < V_{DT}, V_{DR} < -2 V, R = 200 V_{Bat} + 1 V < V_{DT}, V_{DR} < -2 V, R = 200 V_{Bat} + 1 V < V_{DT}, V_{DR} < -2 V, R = 200 V_{DT}$	cohm	0.05	1	μA
Input blas Current, I <sub>B</sub>	9	$V_{Bat} + 1 V < V_{DT}, V_{DR} < -2 V, R = 200$	kohm	0.1	1	μА
		$I_{B} = (I_{DT} + I_{DR})/2$ $V_{Bat} + 1 V < V_{DT}, V_{DR} < -2 V$				
Input resistance		$V_{Bat} + 1 V < V_{DT}, V_{DR} < -2 V$				
unbalanced, R <sub>DT</sub> , R <sub>DR</sub>			1			Mohm
balanced, R <sub>DTR</sub>			3			Mohm
Common mode range, V <sub>DT</sub> , V <sub>DR</sub>			V <sub>Bat</sub> +1		-2	٧
Ground key detector						
Ground key detection threshold, R <sub>gad</sub>	10	Active & stand-by states, $E_0 = E_1 = 1$				
GNU		Switch S1 open	1.7		10.0	kohm
		Switch S1 closed	0.9		10.0	kohm
Longitudinal current threshold, I <sub>LoGkTh</sub>	10	S1 closed	5	8	11	mA
LogkTh					11	

Figure 8. Tip open circuit state.





Figure 9. Ring trip comparator.  $2V < V < |V_{Bat} + 1|,$   $\frac{I_{DT} + I_{DR}}{2} = I_{B},$   $V_{OTR} = \Delta V_{DTR},$   $\Delta I_{B} = \frac{V'_{DTR} - V_{DTR}}{R}$ 





	Ref			•	, ,	,, ,
Parameter	fig	Conditions	Min	Тур	Max	Unit
Relay Driver Outputs (RINGRLY, TESTF	RLY)					
On state voltage, V <sub>TRIV</sub> , V <sub>RRIV</sub>		$I_{TRIy}$ , $I_{RRLy} = 25 \text{ mA}$				
•		0°C < T <sub>Amb</sub> < 25°C	V <sub>cc</sub> -2.0	V <sub>cc</sub> -1.8		٧
		25°C < T <sub>Amb</sub> < 70°C	V <sub>cc</sub> -1.8	V <sub>cc</sub> -1.6	V <sub>cc</sub> -1.0	٧
Off state leakage current, I <sub>TRIY</sub> , I <sub>RRLY</sub>		$V_{TRIv}, V_{RRIv} = V_{Bat}$		5	100	μΑ
Clamp voltage		I <sub>TRIY</sub> , I <sub>RRLy</sub> = 25 mA	V <sub>eat</sub> -3		V <sub>Bat</sub> -1	V
Digital Inputs (C1-C4, E0, E1, CHCLK)						
nput low voltage, V <sub>II</sub>					0.8	V
nput high voltage, V <sub>IH</sub>			2.0		<del></del>	V
nput low current, I <sub>IL</sub>		V <sub>IL</sub> = 0.4 V	-0.4			mA
nput high current, I <sub>IH</sub>		V <sub>IH</sub> = 2.4 V			40	μА
Digital output (DET)						<del>-</del>
Output low voltage, VoL		I <sub>OL</sub> = 1.0 mA		<del></del> .	0.45	V
Output high voltage, Von		I <sub>OH</sub> = -0.1 mA'	2.4			·
Resistive pull-up		<u> </u>	12	15	18	kohm
Switch Mode Regulator Transistor Outp	out (L					
Switch transistor saturation voltage, V <sub>Isal</sub>	, at (E,	l <sub>i</sub> = 100 mA, Note 16			1.5	V
eakage current, I <sub>ILk</sub>		V, = 0 V	<del></del>		200	μА
· · · · · · · · · · · · · · · · · · ·	101.10		·-···			
Switch Mode Regulator Clock input (CH Clock frequency, f <sub>chcik</sub>	ICLK		253	256	OFO	GU-
	•		203	200	259	kHz
Power supply rejection ratio (PSRR)						
co to two-wire port and		saturation guard off				
/cc to four-wire port		50 Hz < f < 4 kHz	35			dB
ejection ratio, PSRR <sub>cc</sub>		4 kHz < f < 50 kHz	20			dB
		saturation guard on				
		50 Hz < f < 50 kHz	30			dB
		Note 17				
/ <sub>EE</sub> to two-wire port and		saturation guard off,				
/ <sub>EE</sub> to four-wire port		50 Hz < f < 50 kHz	18	15		dB
ejection ratio, PSRR <sub>ee</sub>		saturation guard on,				
		50 Hz < f < 50 kHz	10			dB
		Note 17				
V <sub>Bat</sub> to two-wire port and		50 Hz < f < 4 kHz	25			dB
/ <sub>Bar</sub> two two-wire port and		4 kHz < f < 50 kHz	20			dB
V <sub>Bat</sub> to four-wire port		Note 17				
ejection ratio, PSRR <sub>Bat</sub>						
ower supply currents (relay drivers of	f)			<del></del> -		
V <sub>cc</sub> supply current, I <sub>cc</sub>		On- or off-hook, active state		8	12	mA
V <sub>EE</sub> supply current, I <sub>EE</sub>		On- or off-hook, active state		6	9	mA
V <sub>Bat</sub> supply current, I <sub>Bat</sub>		On-hook, active state		3.5	6	mA




Figure 10. Ground key detector.

# ERICSSON #

**PBL 3799** 

T-75-11-17

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Power dissipation						
On-hook total dissipation, Ponge		V <sub>Bat</sub> = -48 V, Open circuit state	.,	60	100	mW
On-hook total dissipation, Poss		V <sub>Bat</sub> = -48 V, Stand-by state		190	275	mW
On-hook total dissipation, Pone		V <sub>Bat</sub> = -48 V, Active state		225	350	mW
Off-hook total dissipation, P <sub>Olisa</sub>		$V_{Bat} = -48 \text{ V}$ , Active state $R_L = 600 \text{ ohms}$ , $R_{Feed} = 800 \text{ ohms}$ Note 18		700	1000	mW
Temperature guard						
Junction temperature at threshold, T <sub>JG</sub>			135	140	145	°C
Temperature guard hysteresis, ∂T <sub>JG</sub>				10		°C

#### Notes

- The overload level is specified at the two-wire port with the signal source at the four-wire receive port, i.e. E<sub>L</sub> = 0 in figure 2.
- dBm is the ratio between power level P and a 1 mW reference power level, expressed in decibels, i.e.

$$dBm = 10 \cdot \log_{10} \frac{P}{1 \text{ mW}}$$

dBu is the ratio between voltage Vrms and a 0.775 Vrms reference, expressed in decibels, i.e.

$$dBu = 20 \cdot \log_{10} \frac{Vrms}{0.775 Vrms}$$

dBu = dBm at impedance level 600 ohms

dBv is the ratio between voltage V and and a 1 V reference, expressed in decibels, i.e.

$$dBv = 20 \cdot \log_{10} \frac{V}{1 V}$$

dBup is the ratio between voltage  $V_{\rm p}$ , measured via a psophometrical filter and and a 0.775 Vrms reference, expressed in decibels, i.e.

$$dBup = 20 \cdot \log_{10} \frac{V_p}{0.775 \text{ Vrms}}$$

dBrnC is the ratio between power level  $P_c$ , measured via a C-message filter and a 1 pW reference power level, expressed in decibels, i.e.

$$dBrnC = 10 \cdot log_{10} \frac{P_C}{1 pW}$$

 The two-wire impedance, Z<sub>TRX</sub>, is programmable by selection of external component values according to:

$$Z_{TRX} = Z_T / (G_{2.4} \cdot \alpha)$$

 $Z_{TRX}$  = impedance between the TIPX and RINGX terminals  $Z_{T}$  = programming network between the  $V_{TX}$  and RSN terminals

 $G_{2,4}$  = transmit gain, nominally = 1 (0 dB ±0.15 dB)

 $\alpha$  = receive current gain, nominally = 100 (40 dB ±0.15 dB) The fuse resistors R<sub>F</sub> add to the impedance presented by the SLIC at terminals TIPX and RINGX for a total two-wire impedance of Z<sub>TR</sub> = Z<sub>TRX</sub> + 2R<sub>F</sub>.

- Normal polarity is defined as the tip lead being at a more
  positive potential than the ring lead. Reversed polarity is
  defined as the ring lead being at a more positive potential
  than the tip lead.
- Higher return loss values can be achieved by adding a reactive component to R<sub>τ</sub>, the two-wire terminating impedance programming resistor, e.g. by dividing R<sub>τ</sub> into two equal halves and connecting a capacitor from the common point to ground. For R<sub>τ</sub> = 600 kohms the capacitance value is approximately 330 pF.
- V<sub>Bat</sub> = -63 V is applicable to the PBL 3799 in a 44-pin leaded chip carrier with the RSG terminal connected to the V<sub>EE</sub> supply.
- The overload level, V<sub>TXO</sub>, is specified at the four-wire transmit port, V<sub>TXI</sub>, with the signal source at the two-wire port. Note that the gain from the two-wire port to the fourwire transmit port is G<sub>2.4</sub> = 1.
- 8. The level is specified at the two-wire port.
- 9. The level is specified at the four-wire receive port (RX).
- 10. Fuse resistors  $R_{\rm F_1}$  and  $R_{\rm F_2}$  impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for  $R_{\rm F_1}=R_{\rm F_2}=0$  ohm.
- The two-wire idle noise is specified with the port terminated in 600 ohms (R<sub>L</sub>) and with the four-wire receive port grounded (E<sub>RX</sub> = 0, E<sub>L</sub> = 0; see figure 6).

The four-wire idle noise at  $V_{TX}$  is specified with the two-wire port terminated in 600 ohms ( $R_L$ ). The four-wire receive port is grounded ( $E_{RX} = 0$ ,  $E_L = 0$ ; see figure 6).

The idle channel noise degrades by approximately 5 dB when the saturation guard is active. Refer to section Battery feed for a description of the saturation guard.

- These specifications are valid for a longitudinal impedance of 90 ohms and a metallic impedance of 135 ohms.
- When the stand-by state loop current exceeds the limiting threshold the line feed changes from resistive feed (R<sub>Feed</sub> = (R<sub>DC1</sub> + R<sub>DC2</sub>)/5) to nearly constant current feed.

# ERICSSON #

14. Loop current at the detector threshold, active and active reversed polarity states (nominal values):

 $I_{\text{LThorr}}$  (detector threshold for on-hook to off-hook transition) = 465/ $R_{\text{o}}$ 

 $I_{\text{LThOn}}$  (detector threshold for off-hook to on-hook transition) =  $410/R_{\text{p}}$ .

Loop current at the detector threshold, tip open circuit state (nominal values):

 $I_{\text{LRThOff}}$  (detector threshold for on-hook to off-hook transition) = 930/R<sub>D</sub>

 $I_{LRThOn}$  (detector threshold for off-hook to on-hook transition) = 820/ $R_{\rm D}$ .

- 15. The loop current detector threshold hysteresis is a function of the Ro value. Refer to note 14 above.
- 16.  $V_{iSat}$  is the voltage across the saturated transistor, i.e. between terminals V<sub>Bat</sub> and L.
- 17. Power supply rejection ratio test signal is 100 mVrms (sinusoidal).
- 18. Fuse resistor  $R_{F1} = R_{F2} = 0$  ohm.

#### **Pin Description**

LCC: 44-pin, j-leaded chip carrier. DIP: 28-pin dual in-line. Refer to figure 11. Pin x/y = LCC terminal/DIP terminal

LCC	DIP	Symbol	Description
1		NC	No internal connection. Note 1
2	1	GND2	Ground. No internal connection to GND1 (pin 27/18). Note 2.
3	2	V <sub>Reg</sub>	Regulated negative voltage for power amplifiers. The switch-mode regulator inductor, filter capacitor and RC stabilization network connect to this pln.
4	3	V <sub>cc</sub>	+5 V power supply.
5	_	NC	No internal connection. Note 1
6	4	RINGRLY	Ring relay driver output. Sources up to 80 mA from Vcc.
7	5	TESTRLY	Test relay driver output. Sources up to 80 mA from Vcc.
8	6	L	Switch-mode regulator drive transistor output. The 1 mH inductor and the catch diode connect to this pin. These components must be connected with shortest possible lead lengths. The catch diode, including connecting leads, must exhibit a low inductance to clamp effectively, when the regulator switch opens.
9	_	NC	No internal connection. Note 1
10	7	V <sub>Bat</sub>	Battery supply voltage. Negative with respect to GND2, pin 2/1.
11	8	V <sub>QBat</sub>	Quiet battery. An external filter capacitor connects between this pin and GND1 to provide filtered battery supply to signal processing circuits.
12	9	CHS	Switch-mode regulator stabilization network input. From this pin a capacitor connects to GND1 and a series RC network to $V_{\rm Rec}$ , pin 3/2.
13	_	NÇ	No internal connection. Note 1
14	10	CHCLK	Switch-mode regulator TTL compatible clock input. Nominal frequency: 256 kHz
15		NC	No internal connection. Note 1
16	11	C4	C1 (pin 23/16), C2 (pin 21/14), C3 (pin 22/15) and C4 are TTL compatible decoder inputs controlling the SLIC operating states.
17	12	E1	Detector select input. A logic high level enables the ground key detector. A logic low level enables the loop/ring-trip detector. TTL compatible input.
18	-	NC	No internal connection. Note 1
19		E0	Detector output enable. A logic high level enables the DET (pin 20/13) output. A logic low level disables the DET output. TTL compatible input. The PBL 3799 in dual-in-line package has the DET output permanently enabled.
20	13	DET	Detector output. Inputs C1C3 and E1 select the detector to be connected to this output. When $\overline{\rm DET}$ is enabled via E0 (pin 19/-) a logic low level indicates that the selected detector is tripped. The $\overline{\rm DET}$ output is open collector with internal pull-up resistor (15 kohms) to $V_{\rm CC}$ (pin 4/3). When disabled, $\overline{\rm DET}$ thus appears to be a resistor connected to $V_{\rm CC}$ .
21	14	C2	Refer to pin 16/11 description.
22	15	C3	Refer to pin 16/11 description.
23	16	C1	Refer to pin 16/11 description.
24	_	NC	No internal connection. Note 1



T=75-11-17

			1-10-11-1
rcc	DIP	Symbol	Description
25	_	RSG	Saturation guard programming input. A resistor, $R_{se}$ , between pins RSG and $V_{ee}$ (pin 31/20) adjusts the saturation guard for operation with $V_{Bat}$ from -64.5 V to -46 V, see battery feed page 15. The PBL 3799 in dual-in-line package has the saturation guard internally set for operation with $V_{Bat} =$ -48 V.
26	17	RDC	Dc loop feed resistance is programmed by two resistors connected in series from this pin to the receive summing node (RSN, pin 29/19). The resistor junction point is decoupled to GND1 to filter noise and other disturbances before reaching the RSN input. $V_{\rm RDC}$ polarity is negative for normal tip-ring polarity and positive for reversed tip-ring polarity. $ V_{\rm RDC}  =  ( V_{\rm Tdc} - V_{\rm Rdc} /20) - 2.5 $
27	18	GIND1	Ground. No internal connection to GND2 (pin 2/1). Note 2.
28		NC	No internal connection. Note 1
29	19	RSN	Receive summing node. 100 times the current (dc and ac) flowing into this pin equals the metallic (transversal) current flowing between the TIPX (pin 42/27) and RINGX (pin 43/28) terminals. Programming networks for feed resistance, 2-wire impedance, and receive gain connect to the receive summing node.
30	_	NC	No internal connection. Note 1
31	20	Vee	-5 V power supply.
32	21	V <sub>tx</sub>	Transmit vf output. The ac voltage difference between TIPX (pin 42/27) and RINGX (pin 43/28), the ac metallic voltage, is reproduced as an unbalanced GND1 referenced signal at $V_{\tau x}$ with a gain of one. The two-wire impedance programming network connects between $V_{\tau x}$ and RSN (pin 29/19).
33	-	NC	No internal connection. Note 1
34	22	HPT	Tip side (HPT) of ac/dc separation capacitor
35	23	HPR	Ring side (HPR) of ac/dc separation capacitor
36	-	NC	No internal connection. Note 1




Figure 11. Pin configuration, 28-pin dual-in-line package and 44-pin j-leaded chip carrier, top view.

LCC	DIP	Symbol	Description / /3-//-/7
37	24	RD	Loop current detector programming resistor, $R_{\rm D}$ , connects from RD to $V_{\rm EE}$ (pin 31/20). A filter capacitor $C_{\rm D}$ may be connected from RD to GND1.
38	25	DT	Inverting ring trip comparator input
39	_	NC	No internal connection. Note 1
40	26	DR	Non-inverting ring trip comparator input
41	-	TIPX <sub>54*54</sub>	TIPX <sub>Sense</sub> is Internally connected to TIPX. TIPX <sub>Sense</sub> is used during manufacturing, but requires no connection in SLIC applications, i.e. leave open.
42	27	TIPX .	The TIPX pin connects to the tip lead of the 2-wire line interface via overvoltage protection components, ring and test relays.
43	28	RINGX	The RINGX pin connects to the ring lead of the 2-wire line interface via overvoltage protection components, ring and test relays
44		RINGX	$RINGX_{Sense}$ is internally connected to RINGX. RINGX $_{Sense}$ is used during manufacturing, but requires no connection in SLIC applications, i.e. leave open.

#### **Notes**

- Pins marked NC are not internally connected. It is recommended to ground these pins to provide shielding for sensitive terminals.
- The GND1 and GND2 pins should be connected together via a direct printed circuit board trace.




Figure 12. PBL 3799 application example.

# ERICSSON 5

## **PBL 3799**

#### **Functional Description and Applications Information**

#### **Transmission**

#### Overview

A simplified ac model of the transmission circuits is shown in figure 13. Neglecting the impact of the filters in figure 13 for frequencies from 300 Hz to 3.4 kHz (i.e. filter gain = 1), circuit analysis yields:

$$V_{TR} = V_{TX} + I_{L} \cdot 2R_{F} \tag{1}$$

$$\frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}} = \frac{I_{L}}{100}$$
 (2)

$$V_{TR} = E_L - I_E \cdot Z_L \tag{3}$$

#### where:

 $V_{\tau\chi}$  is the ground referenced, unity gain version of the ac metallic (transversal) voltage between the TIPX and RINGX terminals, i.e.  $V_{TX} = 1 \cdot V_{TRX}$ .

V<sub>TR</sub> is the ac metallic voltage between tip

is the line open circuit ac metallic Eږ voltage.

is the ac metallic current.

is the overvoltage protection current R<sub>F</sub> limiting resistor.

 $Z_L$ is the line impedance.

 $Z_{T}$ is the programming network for the TIPX to RINGX impedance.

controls the four-wire to two-wire gain.

is the analog ground referenced receive signal.

From equations (1), (2) and (3) expressions for two-wire impedance, twowire to four-wire gain, four-wire to twowire gain and four-wire to four wire gain may be derived.

#### Two-wire impedance

To calculate Z<sub>TR</sub>, the impedance presented to the 2-wire line by the SLIC, including the resistors  $R_F$ , let  $V_{RX} = 0$ . From (1) and (2):

$$Z_{TR} = \frac{Z_T}{100} + 2R_F$$

Since Z<sub>TR</sub> and R<sub>F</sub> are known Z<sub>T</sub> may be calculated from

 $Z_{r}=100 \cdot (Z_{r_{R}}-2R_{r})$ 

Example: calculate Z<sub>r</sub> to make the terminating impedance  $Z_{TR} = 900$  ohms in series with 2.16  $\mu$ F. R<sub>e</sub> = 20 ohms. Using the expression above

$$Z_{\tau} = 100 \cdot (900 + \frac{1}{j\omega \cdot 2.16 \cdot 10^{-6}} - 2 \cdot 20)$$

$$= 86 \cdot 10^{3} + \frac{1}{j\omega \cdot 21.6 \cdot 10^{-9}}$$

i.e.  $Z_T = 86$  kohms in series with 21.6 nF.

#### Two-wire to four-wire gain

The two-wire to four-wire gain, G<sub>2.4</sub>, can be obtained from (1) and (2) with

$$G_{2.4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T/100}{Z_T/100 + 2R_F}$$

#### Four-wire to two-wire gain

The four-wire to two-wire gain, G<sub>4-2</sub>, is derived from (1), (2) and (3) with  $E_1 = 0$ :

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{Z_T/100 + 2R_F + Z_L}$$

### T-75-11-17 Four-wire to four-wire gain

The four-wire to four-wire gain, G4-4, is derived from (1), (2) and (3) with  $E_{L} = 0$ :

$$G_{4-4} = \frac{V_{TX}}{V_{RX}} = \frac{Z_T}{Z_{RX}} \cdot \frac{Z_L + 2R_F}{Z_T/100 + 2R_F + Z_L}$$

#### **Hybrid function**

The PBL 3799 SLIC forms a particularly flexible and compact line interface when used together with a subscriber line audio processing circuit (SLAC) or other similar programmable CODEC/filter. The SLAC allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. The SLAC also permits the system controller to adjust transmit and receive gains as well as terminating impedance. Refer to SLAC or similar programmable CODEC/filter data sheets for design information.




Figure 13. Simplified ac transmission circuit.

ac-dc separation filter frequency is set by CHP




Figure 14. Hybrid function.

The hybrid function in an implementation utilizing the uncommitted amplifier in a conventional CODEC/filter combination is shown in figure 14. Via impedance Z<sub>a</sub> a current proportional to V<sub>ax</sub> is injected Into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to  $V_{\rm RX}$  is returned at  $V_{\rm TX}$ . This voltage is converted by  ${\rm R}_{\rm TX}$  to a current flowing into the same summing node. These currents can be made to cancel each other by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_B} = 0 \qquad (E_L = 0)$$

Substituting the four-wire to four-wire gain expression, G4.4, for VBX/VTX yields the formula for the balance network:

$$\begin{split} & Z_{B} = - R_{TX} * \frac{V_{RX}}{V_{TX}} = \\ & = R_{TX} * \frac{Z_{RX}}{Z_{T}} * \frac{Z_{T}/100 + 2R_{F} + Z_{L}}{Z_{L} + 2R_{F}} \end{split}$$

Example:  $Z_{TR} = Z_L = 900$  ohms  $(R_L)$  in series with 2.16  $\mu F$   $(C_L)$   $R_F = 20$  ohms,  $R_{TX} = 20$  kohms,  $G_{4.2} = -1$ . Calculate  $Z_B$ . Using the  $Z_B$  formula above:

$$Z_{B} = \{Z_{L} = Z_{TR}\} = R_{TX} \cdot \frac{Z_{RX}}{Z_{T}} \cdot \frac{2Z_{L}}{Z_{L} + 2R_{F}} =$$

$$= \{G_{4\cdot 2} = -1\} = R_{TX} \cdot \frac{Z_{L}}{Z_{L} + 2R_{F}} =$$

$$= R_{TX} \cdot \frac{1 + j\omega \cdot R_{L} \cdot C_{L}}{1 + j\omega \cdot (R_{L} + 2R_{F}) \cdot C_{L}}$$




Figure 15. Longitudinal feedback loop.  $V_{LoBel} = (V_{Tip} + V_{Bino})/2$  (without any longitudinal voltage component).




Figure 16. Battery feed.



A network consisting of  $\rm R_{B1}$  in series with the parallel combination of  $\rm R_{B}$  and  $\rm C_{B}$ has the same form as the required balance network, Z<sub>B</sub>. Basic algebra yields:

$$R_{B1} = R_{TX} \cdot \frac{R_L}{R_L + 2R_F} = 19.2 \text{ kohms}$$

$$R_B = R_{TX} \cdot \frac{2R_F}{R_L + 2R_F} = 851 \text{ ohms}$$

$$C_B = \frac{(R_L + 2R_F)^2 \cdot C_L}{R_{TX} \cdot 2R_F} = 2.39 \,\mu\text{F}$$

#### Longitudinal impedance

A feedback loop counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase. Therefore longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions well within the SLIC common mode range. This is accomplished by comparing the instantaneous two-wire longitudinal voltage to an internal reference voltage, V<sub>LoRef</sub>. As shown below, the SLIC appears as 20 ohms to ground per wire to longitudinal disturbances. It should be noted, that longitudinal currents may exceed the dc loop current without disturbing the vf transmission. From figure 15 the longitudinal impedance can be calculated:

$$\frac{V_{Lo}}{I_{Lo}} = \frac{R_{Lo}}{100} = 20 \text{ ohms}$$

V<sub>Lo</sub> is the longitudinal voltage I, is the longitudinal current  $R_{Lo} = 2$  kohms sets the longitudinal impedance

#### Ac transmission circuit stability

To ensure stability of the feedback loop shown in block diagram form in figure 13 two compensation capacitors CTC (TIPX to ground) and CRC (RINGX to ground) are required. Figure 12 includes these capacitors. Recommended value is 2200 pF.

#### Ac - dc separation capacitor

The high pass filter capacitor connected between terminals HPT and HPR provides separation between circuits sensing TIPX-RINGX dc conditions and circuits processing vf signals. The recommended CHP capacitance value of 220 nF will position the 3 dB break point at 1.8 Hz.

### PBL 3799 T-75-11-17

#### **Battery feed**

#### Overview

The PBL 3799 SLIC synthesizes a resistive battery feed system without the disadvantage of high feed circuit power dissipation on short loops. To reduce power dissipation a switch mode regulator efficiently down-converts the battery supply voltage. The down-converted voltage is applied to the line drive amplifiers and is automatically adjusted to be precisely enough to feed the loop current as well as to allow distortion free vf signal transmission.

The synthesized battery feed is a 50 V source in series with a programmable feed resistance. The apparent 50 V battery is independent of actual supply voltage connected to the SLIC. The SLIC feed resistance is set via scaled, external

The battery feed polarity can be set to either normal or reversed polarity via the SLIC digital control inputs.

To permit the line drive amplifiers to operate without signal distortion even on high resistance or open circuit loops, a saturation guard circuit limits the loop voltage, when the tip to ring dc voltage approaches the available battery supply voltage.

With the SLIC set to the stand-by state, power is further conserved by limiting the the short circuit loop current to 2/3 of the active state short circuit current.

The following paragraphs describe the battery feed circuit in detail. At the end of this section a paragraph, Battery feed circuit programming procedure, summa-

Figure 17. PBL 3799 battery feed examples.

 $R_{oc1} = R_{oc2} = 2$  kohms, i.e.  $R_{Food} = 2 \times 400 \text{ ohms.}$ 

Curve ABC: active state. PBL 3799 in

28-pin DIP or 44-pin LCC with  $R_{sg} = \infty$  ohms,

 $V_{Bat} = -48 \text{ V}.$ 

Curve ADE: active state. PBL 3799 in

44-pin LCC with

 $R_{SG} = 0$  ohm,  $V_{Bat} = -63$  V.

Curve FGBC: stand-by state. PBL 3799

in 28-pin DIP or 44-pin LCC with  $R_{sg} = \infty$  ohms,  $V_{Bat} = -48 \text{ V}$ .

Curve FGDE: stand-by state. PBL 3799

in 44-pin LCC with

 $R_{SG} = 0$  ohm,  $V_{Bat} = -63$  V.

rizes the few simple calculations necessary to program the battery feed.

Case 1: SLIC in the active or active polarity reversal state; |V<sub>TRdo</sub>| < V<sub>SGRet</sub>  $|V_{Bat}| > V_{SGRef} + 12 V$ 

In the active state C3, C2, C1 = 0.1, 0 and in the active polarity reversal state C3, C2, C1 = 1, 1, 0.

The battery feed control loop is shown in block diagram form in figure 16. For tip to ring dc voltages less than the saturation guard reference voltage, V<sub>sqRef</sub> (refer to Case 2) the following expression is obtained from the block diagram for R.

$$\left[ \ \left| \ V_{TRdc} \cdot \frac{1}{20} \ \right| - 2.5 \right] \cdot p \cdot \frac{1}{R_{DC1} + R_{DC2}} \cdot 100 = -I_{Ldc}$$

V<sub>TRde</sub> is the tip to ring dc voltage I<sub>Ldc</sub> is the dc loop current

 $\mathbf{R}_{\text{DC1}},\,\mathbf{R}_{\text{DC2}}$  are the external feed resistance programming resistors

p = 1 for normal polarity and p = -1 for reversed polarity

By defining the feed resistance R<sub>Feed</sub>

$$R_{\text{Feed}} = \frac{R_{\text{DC1}} + R_{\text{DC2}}}{5}$$

and substituting into the above expression the familiar resistive battery feed formula is obtained:

$$I_{Ldc} = p \cdot \frac{50 - |V_{TRdc}|}{R_{Feed}}$$

where 50 V is the apparent battery voltage, E<sub>BAp</sub>.

The loop current may also be described as a function of loop resistance R<sub>L</sub> since V<sub>TRdc</sub> = I<sub>Ldc</sub> • R<sub>L</sub>:

$$I_{Lde} = p \cdot \frac{50}{R_L + R_{Feed}}$$

In figure 17, PBL 3799 battery feed examples, curve segment AB or AD is described by Case 1.

Case 2: SLIC in the active or active polarity reversal state; |V<sub>TRdc</sub>| > V<sub>SGRef</sub>, |V<sub>Bat</sub>| > V<sub>TRdc</sub> + 12 V

In the active state C3, C2, C1 = 0, 1, 0 and in the active polarity reversal state

C3, C2, C1 = 1, 1, 0.


When the tip to ring dc voltage approaches the V<sub>Bat</sub> supply voltage, a circuit named saturation guard limits the two-wire voltage to a small additional increase beyond the saturation guard threshold, V<sub>sGref</sub>. This is to maintain distortion free vf transmission through the line drive amplifiers. The saturation guard feature makes on-hook transmission

The tip to ring voltage at which the the saturation guard becomes active, V<sub>sqRef</sub>, can be calculated from

$$V_{\text{SGRef}} = \frac{266}{\left[\frac{1}{R_{\text{SG}}} + \frac{1}{2.7}\right]^4 + 5.59}$$
 where

V<sub>sgref</sub> is in volts for R<sub>sg</sub> in kohms R<sub>se</sub> is a resistor connected between terminal RSG and -5 V.

Note that the RSG terminal is available only on the 44 pin surface mount



package. The 28-pin dual-in-line package has the saturation guard internally set for  $V_{SGRef} = 32.1 \text{ V}.$ 

 $R_{sg}$  = open circuit yields  $V_{sgRef}$  = 32.1 V  $R_{SG} = 0$  ohm yields  $V_{SGRef} = 47.6 \text{ V}$ 

The loop current,  $I_{Ldc}$ , as a function of the loop voltage,  $V_{TRdc}$ , for  $V_{TRdc} > V_{SGRef}$ is described by

$$I_{Ldo} = \frac{-V_{TRdo} \cdot (V_{TRdo} - V_{SGRel}) \cdot 12}{(R_{DO1} + R_{DO2}) / 5}$$

from which the open loop voltage  $(I_1 = 0)$ is calculated to

$$V_{TRdc} = \frac{50 + 12 \cdot V_{SGRef}}{13}$$

The open circuit voltage is then 33.5 V for R<sub>sa</sub> = open circuit and 47.8 V for  $R_{sg} = 0$ 

In figure 17, PBL 3799 battery feed examples, curve segments BC and DE are described by Case 2.

#### Case 3: SLIC in the stand-by or standby polarity reversal state; |V<sub>TRdo</sub>| < V<sub>SGRef</sub>, |V<sub>Bat</sub>| > V<sub>SGRef</sub> + 12 V

The stand-by operating states reduce power dissipation while the line is idle.

The loop feed in the stand-by state (C3, C2, C1 = 0, 1, 1) and in the stand-by polarity reversal state (C3, C2, C1 = 0, 1, 1) is current limited on short loops. For loop current values less than the limiting threshold, I<sub>LLimSb</sub>, the stand-by state line feed characteristic is the same as described under Cases 1 and 2.

$$I_{\text{LLImSb}} = \frac{105}{R_{\text{DC1}} + R_{\text{DC2}}}$$

At ILLIMSh the loop current is 0.5 mA less than predicted by the resistive battery feed formula

$$I_{Lde} = \frac{50}{(R_{DC1} + R_{DC2})/5 + R_{L}}$$

The loop resistance at the current limiting threshold, I<sub>LLimSb</sub>, can be calculated from

$$\mathsf{R}_{\mathsf{LLImSb}} = \frac{29 \cdot (\mathsf{R}_{\mathsf{DC1}} + \mathsf{R}_{\mathsf{DC2}}) \cdot 10^{-4}}{5 \cdot 10^{-4} + 105 \, / \, (\mathsf{R}_{\mathsf{DC1}} + \mathsf{R}_{\mathsf{DC2}})}$$

At short circuit, i.e.  $R_L = 0$  ohm, the loop current is limited to

$$I_{LShSb} = \frac{130}{R_{DC1} + R_{DC2}}$$


Stand-by state loop currents between ILShSb and ILLIMSb may be calculated from

$$I_{Ldo} \approx \frac{1}{R_{DC1} + R_{DO2}} \cdot \left[ 130 - 25 \cdot \frac{R_L}{R_{LLimSb}} \right]$$

In figure 17, PBL 3799 battery feed examples, this corresponds to curve segment FG.

#### C<sub>DC</sub> capacitor

Refer to the battery feed block diagram, figure 16. The battery feed programming resistors  $R_{\rm DC1}$  and  $R_{\rm DC2}$  together with capacitor  $C_{\rm DC}$  form a low pass filter, which removes noise and vf



signals from the battery feed control loop. frequency is 160 Hz <  $\rm f_{3dB}$  < 240 Hz. The  $\rm C_{DC}$  capacitance value is then calculated

$$C_{DC} = \frac{1}{2\pi \cdot f_{3dB}} \cdot \left[ \frac{1}{R_{DC1}} + \frac{1}{R_{DC2}} \right]$$

Note that  $R_{DC1} = R_{DC2}$  yields minimum  $C_{DC}$  capacitance value.

#### Switch mode regulator

The switch mode regulator downconverts the V<sub>Bat</sub> supply voltage to a value, which is just enough for the line drive amplifiers to feed the required loop current and maintain transmission quality. Since the voltage conversion efficiency is high and the minimum required voltage drop across the line drive amplifiers is low, a significant power dissipation reduction is realized. A 2 x 400 ohm resistive battery feed with 200 ohm line resistance and -48 V battery will have 1.84 W dissipated in the line feed resistors. The PBL 3799 set up for the same 2 x 400 ohm feed and with the same 200 ohm line resistance and -48 V. V<sub>Bat</sub> would generate only 0.78 W in the line feed circuits (90% power conversion efficiency), i.e. a 1.06 W or 57.6% reduction in line card power dissipation.

Refer to figure 18 for a block diagram of the switch mode regulator. V<sub>Bat</sub> (pin 10/ 7) is the input voltage, which the regulator converts to  $V_{\text{Reg}}$  (pin 3/2) with high efficiency. V<sub>Reg</sub> powers the line drive amplifiers. The switch mode regulator adjusts its V<sub>Req</sub> output to be equal to the reference voltage, V<sub>Ref</sub>. The reference voltage is derived from the TIPX to RINGX dc metallic voltage according to

$$V_{Ref} = -(|V_{TRdc}| + V_{Bias})$$

where  $V_{\rm Bias}$  is approximately 12 V. Since  $V_{\rm Bias}$  is the voltage drop across the line drive amplifiers, the SLIC power loss is greatly reduced compared to supplying the amplifiers directly from the V<sub>Bat</sub> supply.

The battery supply voltage, |V<sub>Bat</sub>|, must be larger than  $|V_{Reg}|$ , i.e.  $|V_{Bat}| \ge |V_{TRdc}| + V_{Bias}$ . If this condition is not met, the tip to ring voltage will be limited by the SLIC according to  $|V_{TRdc}| = |V_{Bal}| - V_{Bias}$ . Although the SLIC continues to function, this mode of operation should be avoided due to increased noise and a much reduced V<sub>Bat</sub> to transmission ports rejection ratio.




Figure 18. Switch mode regulator.



To minimize noise as well as battery feed circuit power dissipation on long loops the switch mode regulator is automatically turned off for tip to ring do voltages exceeding a threshold value of approximately  $V_{sq_{Bol}}$  - 1V. With the regulator disabled, the  $V_{Bat}$  supply voltage is passed on to the  $V_{Reg}$  input without being down-converted.

The inductor, L, should be 1 mH with a series resistance larger than 15 ohms. A saturated inductor with less than 15 ohms of series resistance may damage the SLIC due to excessive regulator switch current.

 $C_{\text{FII}}$ , 0.47  $\mu\text{F}$ , is the regulator output filter capacitor.

The catch diode, D<sub>1</sub>, (e.g.1N4448) must withstand 70 V reverse voltage, conduct an average of 50 mA (150 mA peak) and turn off in less than 10 nsec.

 $\rm C_{\rm CH1},\, C_{\rm CH2}$  and  $\rm R_{\rm CH}$  make up a compensation network for an internal voltage comparator. Values are given in the applications example, figure 12.

The components associated with the switching regulator must be connected via the shortest possible PCB trace lengths. Other circuits should be kept isolated from this area. The L terminal (pin 8/6) voltage variations are large and very fast. To avoid interference the inductor and the catch diode should be located directly at pin 8/6. Inductors with closed magnetic path core (e.g. toroid, pot core) will reduce interference originating from the

Figure 19. Power derating, 28-pin ceramic dual-in-line package and 44-pin leaded chip carrier.

$$P = \frac{T_i - T_{Amb}}{\Theta_{JA}}$$

 $T_i = junction temperature,$ 

 $\dot{T}_{Amb} = ambient temperature,$ 

 $\Theta_{JA}$  = junction-to-ambient thermal

Curve A: CLCC,  $T_j=120^{\circ}C$ ,  $\Theta_{JA}=33^{\circ}C/W$ Curve C: CLCC,  $T_j=135^{\circ}C$ ,  $\Theta_{JA}=33^{\circ}C/W$ 

Curve B: DIP,  $T_j=120^{\circ}C$ ,  $\Theta_{JA}=29^{\circ}C/W$ Curve D: DIP,  $T_j=135^{\circ}C$ ,  $\Theta_{JA}=29^{\circ}C/W$ 

#### **Battery feed circuit programming** procedure

Extracting the key elements from the preceeding description results in the following step-by-step procedure.

1. Establish the battery feed require-

Maximum loop resistance, including fuse resistors  $R_{F1}$  and  $R_{F2}$ ,  $R_{LMax} = ?$ Loop current at the maximum loop resistance, ILMin = ?

SLIC supply voltage (pin 10/7), V<sub>Bat</sub> = ?

2. Calculate the feed resistance programming components  $R_{\text{DC1}}$  and  $R_{\text{DC2}}$  from

$$R_{DC1} = R_{DC2} = \begin{bmatrix} 50 \\ \overline{l_{LMin}} - R_{Lmax} \end{bmatrix} \cdot 2.5$$
3. Calculate  $C_{DC}$  from

$$C_{DC} = \frac{1}{2\pi \cdot f_{3dB}} \cdot \left[ \frac{1}{R_{DC1}} + \frac{1}{R_{DC2}} \right]$$

4. Calculate the saturation guard programming resistor, R<sub>sq</sub>. PBL 3799 in 28 pin dual-in-line package:

No R<sub>sg</sub> terminal provided. V<sub>sgRet</sub> is internally set to 32.1 V. The minimum required battery voltage is |V<sub>Batmin</sub>| = V<sub>SGRef</sub> + 12 V = 44 V. For operation between  $V_{SGRef}$  and open loop  $|V_{Balmin}|$ =  $V_{TRdc}$  + 12 V. **PBL 3799** 

T-75-11-17

PBL 3799 in 44-pln surface mount package:

 $R_{SG}$  terminal open circuit:  $V_{SGRef} = 32.1$  V.

 $R_{sg}$  terminal shorted to  $V_{ee}$ :  $V_{sgref}$  =

For intermediate V<sub>SGRef</sub> values calculate Rsg according to

$$R_{SG} = \frac{86.63 - 1.82 \cdot V_{SGRe}}{V_{SGRef} - 32.09}$$

where  $R_{sg}$  is in kohms for  $V_{sgRef}$  in

The minimum required battery voltage is  $|V_{Batmin}| = V_{SGRef} + 12 \text{ V}$ . For operation between  $V_{SGRef}$  and open loop  $|V_{Batmin}| = V_{TRIc} + 12 \text{ V}$ .

5. Recommended switch mode regulator component values:

 $L = 1 \text{ mH} \pm 10 \%;$ 

 $C_{FI} = 0.47 \, \mu F \pm 10\%, 100 \, V;$ 

D, = 1N4448 (or equivalent),

 $R_{CH} = 910 \text{ ohm } \pm 2\%, 0.25 \text{ W};$ 


 $C_{CH1} = 0.047 \,\mu\text{F} \pm 10\%, 100 \,\text{V};$ 

 $C_{CH2} = 1500 \text{ pF} \pm 10\%, 100 \text{ V}.$ 

#### **Loop Monitoring Functions**

#### Overview

The PBL 3799 SLIC contains three detectors: the loop current, the ground key and the ring trip detector. These three detectors report their status via the



ERICSSON **5**T-75-11-17

shared DET output. The detector to be connected to the DET output is selected according to the logic states at the control inputs C1, C2, C3 and enable input E1. Enable input E0 (available only on the 44-pin surface mount package) sets the DET output to either active or high impedance state.

#### Loop current detector - active state

Active state (C3, C2, C1 = 0, 1, 0) and active polarity reversal state (C3, C2, C1 = 1, 1, 0)

The loop current value at which the loop current detector changes state is programmable by calculating a value for resistor  $\rm R_D$ .  $\rm R_D$  connects between terminals  $\rm R_D$  (pin 37/24) and  $\rm V_{EE}$  (pin 31/20).

Figure 20 shows a block diagram for the loop current detector. The two-wire interface produces a current,  $I_{\rm RD}$ , flowing out of pin  $R_{\rm D}$ :

$$I_{RD} = 0.5 \cdot \frac{|I_{LT} - I_{LR}|}{300} = \frac{|I_L|}{300}$$

where  $I_{LT}$  and  $I_{LR}$  are currents flowing into the TIPX and RINGX terminals and  $I_{L}$  is the loop current. The voltage generated across the programming resistor  $R_{D}$  by  $I_{RD}$  is applied to an internal comparator with hysteresis. The comparator reference voltage for transition on-hook to off-hook is 1.55 V. The reference voltage for a transition off-hook to on-hook is 1.37 V. A logic low level results at the  $\overline{DET}$  output, when the comparator reference voltage is exceeded.




Figure 20. Loop current and ground key detector.




Figure 21. Ring trip network, balanced ringing.

For a specified on-hook to off-hook loop current threshold, I<sub>LThoff</sub>, R<sub>D</sub> is calculated from

$$R_{\text{D}} = \frac{1.55 \cdot 300}{|I_{\text{LThOff}}|}$$

The calculated  $\boldsymbol{H}_{0}$  value corresponds to an off-hook to on-hook loop current threshold,  $\boldsymbol{I}_{LThOn},$  of

$$|I_{LThOn}| = \frac{1.37 \cdot 300}{R_o}$$

## Loop current detector - tip open circuit state

Tip open circuit state (C3, C2, C1 = 1, 0, 0)

In the tip open circuit state the loop current detector function is similar to the active state, but the RD terminal current,  $\mathbf{I}_{\mathrm{RD}}$ , is calculated from

 $I_{RD} = \frac{I_{LR}}{600}$  where  $I_{LR}$  is the ring lead current.

The detector is triggered at a ring lead threshold current  $I_{LRThOHTo}$  with the  $R_D$  resistance value set to

$$R_{D} = \frac{1.55 \cdot 600}{I_{LRThOffTo}}$$

The ring lead current must be reduced to less than

$$I_{LRThOnTo} = \frac{1.37 \cdot 600}{R_D}$$

for the detector to return to its non-triggered state.

#### Loop current detector - filter capacitor

It is recommended to filter the signal at the RD pin with a capacitor  $C_{\rm D}$  connected between terminal RD (pin 37/24) and ground.

A suggested value for C<sub>n</sub> is:

$$C_D = \frac{1}{2\pi \cdot R_D \cdot f_{3dB}}$$
, where  $f_{3dB} = 500 \text{ Hz}$ 

#### Ground key detector

Refer to figure 20 for a block diagram of the ground key detector. The ground key detector examines the difference between TIPX and RINGX currents. When the longitudinal current from ground exceeds an internally set threshold value of nominally 8 mA, the detector triggers and sets the DET output to a logic low level. The E1 enable input must be set to logic high level to gate the ground key detector to the DET output. The Electrical



characteristics table specifies the threshold level as a function of longitudinal resistance to ground.

The ground key / ring ground detector threshold is pre-programmed and cannot be changed by external components.

#### Ring trip detector

Ring trip detection is accomplished by monitoring the two-wire line for presence of dc current while ringing is applied. When the subscriber goes offhook with ringing applied, dc loop current starts to flow. The comparator in the SLIC with inputs DT (pin 38/25) and DR (pin 40/ 26) detects this current flow via an interface network. The result of the comparison is presented at the DET output. The ring trip comparator is automatically connected to the DET output, when the SLIC control inputs are set to the ringing state (C3, C2, C1 = 0, 0, 1). When off-hook during ringing is detected, the line card or system controller will proceed to disconnect the ringing source (software ringtrip) by re-setting the control input logic states. Alternatively, the DET output may be monitored by circuits on the line card, which perform the ringtrip function (hardware ringtrip).

The ringing source may be balanced or unbalanced, superimposed on the  $V_{\rm Bat}$  supply voltage. The unbalanced ringing source may be applied to either the tip lead or the ring lead with return on the other wire. A ring relay, energized by the SLIC ring relay driver, connects the

Figure 22. Ring trip network, unbalanced ringing.

ringing source to tip and ring. For unbalanced ringing systems the loop current sensing resistor may be placed either in series with the ringing generator or in series with the return lead to ground.

Figures 21 and 22 show examples of balanced and unbalanced ringing systems. For either ringing system the ringtrip detection function is based on a polarity change at the inputs DT and DR of the ringtrip comparator.

In the unbalanced case the dc voltage drop across resistor  $R_{\rm RT}$  is zero as long as the telephone remains onhook. With the telephone off-hook during ringing, dc loop current will flow, causing a voltage drop across  $R_{\rm RT}$ . The  $R_{\rm RT}$  voltage is applied to the comparator input DT via resistor  $R_3$ .  $R_4$  shifts the voltage level to be within the comparator common mode range.  $C_{\rm RT}$  removes the ac component of the ringing signal.  $R_1$  and  $R_2$  establish a blas voltage at comparator input DR, which is more negative than DT when the telephone is on-hook and is more positive than DT when the telephone goes off-hook during ringing.

Complete removal of the ringing signal ac component at the DT input may not be necessary. Some residual ac component at the DT input may under certain operating conditions cause the DET output to toggle between the onhook and off-hook states at the ringing frequency. However, with the telephone off-hook the DET output will be at logic low level for more than half the time. Therefore, by sampling the DET output, a

PBL 3799 T-75-//-/7


software routine can discriminate between on-hook and off-hook through examination of the duty cycle. Full removal of the ringing frequency from the DT input while maintaining ringtirp within required time limits (approximately < 100 ms) usually mandates a second order filter rather than the first order shown in figure 22. The software approach minimizes the number of line card components.

In the balanced ringing system shown in figure 21, R, and R, are the loop current sensing resistors. With the telephone on-hook, no do loop current flows to cause a dc voltage drop across resistors R, and R2. Voltage dividers RB2. R, and R, R, bias the ringtrip comparator input DT to be more positive than DR. With the telephone off-hook during ringing dc loop current will flow, causing a voltage drop across resistors R, and R2, which in turn will make comparator input DT more negative than DR, setting the DET output to logic low level, indicating ringtrip condition. Capacitors  $C_{\rm RT1}$  and  $C_{\rm RT2}$  filter the ring voltage at the comparator inputs. For 20 Hz ringing it is suitable to calculate these capacitors for a time constant of T = 50 ms. i. e.

$$C_{\text{DC}} = T \bullet \left[ \frac{1}{R_{\text{B2}}} + \frac{1}{R_{4}} \right]$$

#### Detector Output, DET

The loop current detector, ground key detector and ringtrip comparator share a common output, DET (pin 20/13). The DET output is open collector with internal



ERICSSON 5 T-75-11-17

pull-up resistor to  $V_{\text{co}}$ . Via control inputs C1 through C3 and enable input E1 one of the three detectors is selected to be connected to the DET output. With enable input E0 is set to logic high level the DET output is activated. In the DET active state a logic low level indicates a triggered detector condition and a logic high level reports a non-triggered detector. With E0 set to logic low level, the DET output is set to its high impedance state, i.e. connected to V<sub>cc</sub> via the internal pullup resistor. Note that the DET high impedance state is available only on the 44-pin surface mount package.

#### **Relay Drivers**

The PBL 3799 SLIC contains two identical drivers for test and ring relays. The drivers are pnp transistors in open collector configuration, sourcing up to 80 mA from the V<sub>cc</sub> supply. Each driver has an internal inductive kick-back clamp diode. The relay coil may be connected to negative supply voltages ranging from ground to V<sub>Bat</sub>. Control input C4 activates the test relay driver. Control inputs C1, C2 and C3 are used to operate the ring relay.

#### **Control Inputs**

#### Overview

The PBL 3799 SLIC has four TTL compatible control inputs, C1 through C4. A decoder in the SLIC interprets the control input logic conditions and sets up the commanded operating state. C1 through C3 allow for eight operating states. The C4 control input acts directly on the test relay driver.

The control inputs interface with programmable CODEC/filters, e.g. SLAC, SiCoFi, Combo II without any interface

components. Via serial I/O ports on the
programmable CODEC/filter devices a
micro processor can communicate with
the SLIC. In designs utilizing conventional
CODEC/filters without control latches, the
line card logic must contain the necces-
sary latches for inputs C1 through C4.
Table 1 contains a summary descrip-

tion of the Control Inputs.

#### **Test Relay Control (C4)**

With C4 set to logic low level the test relay driver (TESTRLY, pin 7/5) is activated. The active driver can source up to 80 mA from the  $V_{\rm cc}$  supply. C4 set to logic high level causes the relay driver to be de-energized. The test relay driver is controlled exclusively by C4 and is independent of the C1, C2 and C3 logic levels.

#### Open Circuit State (C3, C2, C1 = 0, 0, 0)

In the Open Circuit State both the TIPX (pin 42/27) and RINGX (pin 43/28) power amplifiers present a high impedance to the line. The loop current and ground key detectors are not active in this

#### Ringing State (C3, C2, C1 = 0, 0, 1)

The ring relay driver (RINGRLY, pin 6/4) is activated and the ring trip comparator is connected to the detector output (DET, pin 20/13). The TIPX (pin 42/27) and RINGX (pin 43/28) terminals are in the high impedance state and signal transmission is inhibited.

#### Active State (C3, C2, C1 = 0, 1, 0)

TIPX (pin 42/27) is the terminal closest to ground potential and sources loop current, while RINGX (pin 43/28) is the more negative terminal and sinks loop current. Signal transmission is normal and the loop current or ground key detector is gated to the DET (pin 20/13) output according to enable input E1 logic state.

#### Stand-by State (C3, C2, C1 = 0, 1, 1)

in the stand-by state the short circuit loop current is limited to a maximum of  $I_{LShSb} = 130 / (R_{DC1} + R_{DC2})$ . Loop current limiting starts to take effect for currents larger than the threshold value ILLImsb = 105 / (R<sub>DC1</sub> + R<sub>DC2</sub>). For loop currents less than I<sub>LLimSb</sub>, battery feed is identical to the Active state loop feed. The loop current or ground key detector is connected to the DET output in accordance with the E1 (pin 17/12) input logic state.

State #	C4 Not	C3 e 1	C2	C1	Operating State	Active detector Note 2
1	Х	0	0	0	Open circuit	None
2	Χ	0	0	1	Ringing	Ring trip comparator
3	Χ	0	1	0	Active	Loop current or ground key
4	Χ	0	1	1	Stand-by	Loop current or ground key
5	Χ	1	0	0	Tip open	Loop current or ground key
6	Χ	1	0	1	Reserved	None
7	Χ	1	1	0	Active polarity reversal	Loop current or ground key
8	X	1	1	1	Stand-by polarity reversal	Loop current or ground key

#### Notes

- Control input C4 logic state (X) affects only the test relay driver and does not change the SLIC operating state. C4 at logic low level activates the test relay driver. C4 at logic high level turns the test relay driver off.
- Enable input E1 must be set to select between loop current and ground key detector.

Table 1. PBL 3799 operating states.

Enable state #	E0 E1 Note 1		DET output state	Active detector		
1	0	Х	High impedance	None		
2	1	0	Active	Loop current or ringtrip. Note 2		
3	1	1	Active	Ground key		

#### Notes .

- Enable input E0 is available only on the 44-pin surface mount package option.
- The loop current detector or the ring trip comparator is selected via C3, C2, C1 (state # 2 selects the ringtrip comparator

Table 2. Enable inputs E0 and E1.

T-75-11-17

TIPX Open Circuit State (C3, C2, C1 = 1, 0, 0)

The TIPX (pin 42/27) power amplifier presents a high impedance to the line. The RINGX (pin 43/28) terminal is active and sinks current. The loop current detector is connected to the  $\overline{\rm DET}$  output for enable input E1 = 0. The detection threshold for the on-hook to off-hook transition is  $I_{\rm LRTholirTo}$  = (1.55 • 600) /  $R_{\rm D}$ . For E1 = 1 the ground key detector is connected to the  $\overline{\rm DET}$  output.

Reserved State (C3, C2, C1 = 1, 0, 1)

This state has no assigned function.

Active Polarity Reversal State (C3, C2, C1 = 1, 1, 0)

TIPX and RINGX polarity is reversed from the Active State: RINGX is the terminal closest to ground and sources loop current while TIPX is the more negative terminal and sinks current. Polarity reversal transition time is 4 msec. The loop current or ground key detector is connected to the DET output in accordance with the E1 input logic state. Signal transmission is normal.

Stand-by Polarity Reversal State (C3, C2, C1 = 1, 1, 1)

Polarity Reversal as described under state C3, C2, C1 = 1, 1, 0 and Stand-by as described under state C3, C2, C1 = 0, 1, 1,

#### **Enable Inputs**

The 44-pin surface mount package version of the PBL 3799 SLIC has two TTL compatible enable inputs, E0 (pin 19) and E1 (pin 17). The 28 pin dual-in-line package version of the PBL 3799 has one enable input, E1 (pin 12)

E0 sets the DET output to active state, when at logic high level and to high impedance state when at logic low level. E1 selects the loop current detector to be gated to the DET output, when at logic low level and the ground key detector when at logic high level.

Table 2 summarizes the above description of the Enable Inputs.

#### **Overvoltage Protection**

The PBL 3799 SLIC must be protected against overvoltages and power crosses. Refer to Maximum Ratings, TiPX and RINGX terminals for maximum allowable continuous and transient voltages that may be applied to the SLIC. The clrcuit shown in figure 12 utilizes series resistors and diodes together with a clamping device to protect agains high voltage transients.

 $\tilde{\rm D}$ iodes  ${\rm D_2}$  and  ${\rm D_3}$  clamp positive transients directly to ground. These two diodes are reverse biased by the normal, negative tip and ring operating voltages.

Diodes D<sub>4</sub> and D<sub>5</sub> clamp negative transients to ground via a device, which is not conducting when exposed to the normal, negative tip and ring operating voltages, but will conduct when exposed to negative transient voltages. This device is necessary since D, and D, would conduct due to normal tip and ring operating votages, were they to be directly connected to ground. A zener diode type device (e.g. General Semiconductor Transzorb) is suitable for lower energy transients and an SCR type device (e.g. RCA Surgector) is suitable for higher energy transients due to its voltage foldback characteristic. In applications requiring protection only against low energy transients it is acceptable to connect the anodes of D, and D, directly to the V<sub>Bat</sub> supply rail, thus eliminating the need for a device to block normal operating voltages.

The fuse resistors  $\rm R_{\rm F}$  serve the dual purpose of being non- destructing energy dissipators, when transients are clamped and of being fuses, when the line is exposed to a power cross. Ericsson Components AB offers a series of thick film resistors (e.g. PBR 5067) designed for this application.

#### Over-temperature protection

A ring lead to ground short circuit fault condition, as well as other improper operating modes, may cause excessive SLIC power dissipation. If junction temperature increases beyond 140 °C, the temperature guard will trigger, causing the SLIC to be set to a high impedance state. In this high impedance state power dissipation is reduced and the junction temperature will return to a safe value. Once below 130 °C junction temperature the SLIC is returned back to its normal

operating mode and will remain in that state assuming the fault condition has been removed.

#### Power-up sequence

The voltage at pin  $V_{\rm Bat}$  (pin 7) sets the substrate voltage, which must at all times be kept more negative than the voltage at any other terminal. This is to maintain correct junction isolation between devices on the chip. To prevent possible latch-up, the correct power-up sequence is to connect ground and  $V_{\rm Bat}$  then other supply voltages and signal leads. A diode with a 2 A current rating, connected with its cathode to  $V_{\rm EE}$  and anode to  $V_{\rm Bat}$  ensures the presence of the most negative supply voltage at the  $V_{\rm Bat}$  pin, should the  $V_{\rm Bat}$  supply voltage be absent.

The  $V_{\rm Bat}$  voltage should not be applied at a faster rate than  ${\rm dV_{Bat}/dt}=4$  V/µsec, e.g. a time constant formed by a 5.1 ohm resistor in series with the  $V_{\rm Bat}$  pin and a 0.47 microfarad capacitor from the  $V_{\rm Bat}$  pin to ground. One resistor may be shared by several SLICs.

#### **Printed Circuit Board Lay-out**

Care in PCB lay-out is essential for proper function. The components connecting to the RSN input (pin 19) should be placed in close proximity to that pin, such that no interference is injected into the RSN terminal. A ground plane surrounding the RSN pin is advisable. The C<sub>HP</sub> capacitor should be placed close to terminals HPT and HPR to avoid unwanted disturbances.

The switch mode regulator components must be located near the pins to which they connect. It is particularly important that the catch diode and the inductor are connected via shortest possible trace lengths.

Ground terminals GND1 and GND2 should be connected via a direct PCB trace at the device location.

#### **Ordering Information**

Package Temp. Range Part No.
Ceramic DIP 0 to 70°C PBL 3799J
CLCC 0 to 70°C PBL 3799QC