

PBL 3799

Subscriber Line Interface Circuit

Description

PBL 3799 is an analog Subscriber Line Interface Circuit (SLIC), which is fabricated in a 75 V bipolar, monolithic process.

The programmable, resistive feed circuit incorporates a switch mode regulator to minimize on-chip power dissipation. A stand-by state further reduces idle power dissipation, while allowing the supervisory functions to be active.

Tip-ring polarity is reversible without altering SLIC supervisory and voice frequency (vf) functions. Tip and ring outputs can be set to high impedance states. These and other operating states are activated via a parallel, four bit control word.

An external resistor controls the off-hook detector threshold current. A ground key detector with internal reference reports tip/ring dc current unbalance. The ring trip detector can operate with both balanced and unbalanced ringing systems. The three detectors are read via a shared output.

Ring and test relay drivers with internal clamp diodes are provided.

The complex or real two-wire impedance is set by a scaled, lumped element network.

Two- to four-wire and four- to two-wire signal conversion is provided by the SLIC in conjunction with either a conventional or a programmable CODEC/filter.

Longitudinal line voltages are suppressed by a control loop within the SLIC.

The SLIC package is 28 pin, dual-in-line or 44-pin J-leaded chip carrier.

Key features

- On-chip switch mode regulator to minimize power dissipation
- Programmable, resistive battery feed
- Line feed characteristics independent of battery variations
- Tip-ring polarity reversal function
- Tip and ring open circuit state; tip open with ring active state
- Detectors:
 - programmable loop current / ring ground detector
 - ground key detector
 - ring trip detector
- Ring and test relay drivers
- Line terminating impedance, complex or real, set by a simple external network
- Hybrid function with conventional or programmable CODEC/filters
- 70 dB longitudinal to metallic balance
- 79 mV peak longitudinal current suppression
- Idle noise < 10 dBmC; < -80 dBuP





Figure 1. Block diagram.



PBL 3799

ERICSSON

T-75-11-17

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Temperature and humidity				
Storage temperature range	T_{Stg}	-55	+150	°C
Operating ambient temperature range	T_{Amb}	-40	+85	°C
Operating junction temperature range (Note 1)	T_J		+135	°C
Storage humidity (Note 2)	RH	5	95	%RH
Power supply				
V_{CC} with respect to ground	V_{CC}	-0.4	+6.5	V
V_{EE} with respect to ground	V_{EE}	-6.5	+0.4	V
V_{Bat} with respect to ground	V_{Bat}	-70	+0.4	V
Power dissipation				
Continuous power dissipation at $T_{Amb} = 70^\circ\text{C}$ (Note 3)				
28-pin, ceramic dual-in-line package			1.7	W
44-pin, ceramic J-leaded chip carrier			1.5	W
Ground				
Voltage between GND1 and GND2 (Note 4)		-0.1	+0.1	V
Switch mode regulator				
Peak current through regulator switch (pin L)	I_{IPk}		150	mA
Regulator switch output (pin L) peak off-state voltage	V_{IPk}		+2	V
Relay drivers				
Test relay supply voltage	V_{TRlv}	V_{Bat}	V_{CC}	V
Ring relay supply voltage	V_{RRlv}	V_{Bat}	V_{CC}	V
Test relay current	I_{TRlv}		80	mA
Ring relay current	I_{RRlv}		80	mA
Ring trip comparator				
Input voltage	V_{DT}, V_{DR}	V_{Bat}	0	V
Input current, $t_p = 10$ ms	I_{DT}, I_{DR}	-2	+2	mA
Digital inputs, outputs C1 - C4, E0, E1, DET, CHCLK				
Input voltage	V_{ID}	-0.4	V_{CC}	V
Output voltage (DET not active)	V_{OD}	-0.3	V_{CC}	V
Output current	I_{OD}		3	mA
TIPX and RINGX terminals				
TIPX or RINGX continuous voltage (Notes 5, 6)	V_T, V_R	-70	1	V
TIPX or RINGX, pulsed voltage, $t_w < 10$ ms and $t_{rep} > 10$ s (Notes 5, 6)	V_T, V_R	-70	5	V
TIPX or RINGX, pulsed voltage, $t_w < 1$ μ s and $t_{rep} > 10$ s (Notes 5, 6)	V_T, V_R	-90	10	V
TIP or RING, pulsed voltage, $t_w < 250$ ns and $t_{rep} > 10$ s (Notes 5, 6, 7)	V_T, V_R	-120	15	V
TIPX or RINGX current	I_{Ldc}	-105	105	mA

Recommended operating conditions

Parameter	Symbol	Min	Max	Unit
Ambient temperature	T_{Amb}	0	70	°C
Case temperature	T_{Case}	0	90	°C
V_{CC} with respect to ground	V_{CC}	4.75	5.25	V
V_{EE} with respect to ground	V_{EE}	-5.25	-4.75	V
V_{Bat} with respect to ground (Notes 8, 9)	V_{Bat}	-58	-46	V
GND2 with respect to GND1 (Note 10)	V_{G12}	0	0	V

T-75-11-17

Notes

1. The circuit includes thermal protection. Refer to section Over-temperature protection. Operation above 140 °C may degrade device reliability.
2. Applies to ceramic packages.
3. A power derating diagram is shown in figure 19. Values apply for junction temperature of 120°C without a heatsink.
4. The GND1 and GND2 pins should be connected together via a direct printed circuit board trace.
5. V_T and V_R are referenced to ground. t_w is pulse width of a rectangular test pulse and t_{rep} is pulse repetition rate.
6. These voltage ratings require a diode to be installed in series with the V_{Bat} pin as shown in figure 12 (D₇).
7. R_{F1} , $R_{F2} \geq 20$ ohms is also required. Pulse supplied to TIP and RING outside R_{F1} , R_{F2} , which should be $\geq 20 \Omega$.
8. For long loop applications with $-63 V < V_{Bat} < -56 V$, the saturation guard reference voltage, V_{SGRef} , should be adjusted by calculating a value for resistor R_{SG} as described in the text. Note that the adjustment terminal, R_{SG} , is available only on leaded chip carrier packages.
9. V_{Bat} should be applied with a $\partial V_{Bat}/\partial t < 4 V/\mu\text{sec}$. A time constant of 2.6 μs is suggested (e.g. 5.6 ohms and 0.47 μF). The V_{Bat} terminal must at all times be at a lower potential than any other terminal to maintain proper junction isolation. Refer to section Power-up sequence.
10. GND1 and GND2 must be connected before supply voltages.


Electrical characteristics

$0^\circ\text{C} \leq T_{Amb} \leq 70^\circ\text{C}$, $V_{CC} = +5 V \pm 5\%$, $V_{EE} = -5V \pm 5\%$, $-58 V \leq V_{Bat} \leq -46 V$, GND1 = GND2, Z_{TR} (2-wire ac terminating impedance) = 600 ohms, Z_L (line impedance) = 600 ohms, $R_{F1} = R_{F2} = 0$ ohm, $R_T = 60$ kohms, $R_{RX} = 30$ kohms, $R_{DC1} = R_{DC2} = 2$ kohms, $R_{SG} = \infty$, $R_D = 51.1$ kohms, $R_{CH} = 910$ ohms, $R_{Bat} = 10$ ohms, $C_{HP} = 0.22 \mu\text{F}$, $C_{DC} = 0.82 \mu\text{F}$, $C_D = 0.01 \mu\text{F}$, $C_{TC} = C_{RG} = 2200$ pF, $C_{CH1} = 0.047 \mu\text{F}$, $C_{CH2} = 1500$ pF, $C_{F1} = 0.47 \mu\text{F}$, $C_{Bat} = 0.47 \mu\text{F}$, $C_O = 0.33 \mu\text{F}$, $L = 1\text{mH}$, unless otherwise specified. The specifications are with respect to exact external component values. Terminal number reference "pin x/y" denotes 44-pin (x) and 28-pin (y) package terminal number respectively. A single number reference refers to the 28-pin package.

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
2-wire port						
Overload level, V_{TRO}	2	1% THD, $E_L = 0$, $f = 1$ kHz, (Notes 1, 2)	3.1 9.0 9.0	3.5 10.1 10.1		V_{Pk} dBm dBu
Input impedance, Z_{TRX}		Note 3				
Longitudinal impedance, Z_{LoT}, Z_{LoR}	3	$f \leq 100$ Hz		25	40	ohm/wire
Longitudinal current limit, I_{LoT}, I_{LoR}		$f \leq 100$ Hz Active state Stand-by state	20 8.5	28 19		$\text{mA}_{rms}/\text{wire}$ $\text{mA}_{rms}/\text{wire}$
Longitudinal to metallic balance, B_{LM}		IEEE Standard 455-1985 $0.2\text{kHz} < f < 3.4\text{kHz}$, Note 4 Normal polarity Reversed polarity	63.0 55.0	70.0 65.0		dB dB
Metallic to longitudinal balance, B_{ML}		FCC part 68 paragraph 68.310 $0.2\text{kHz} < f < 1.0\text{kHz}$ $1.0\text{kHz} < f < 4.0\text{kHz}$				dB dB

Figure 2. Overload level.

$1/\omega C \ll R_L$, $R_L = 600$ ohm, $R_T = 60$ kohms, $R_{RX} = 30$ kohms.



PBL 3799

ERICSSON

T-75-11-17

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Longitudinal to metallic balance, B_{LME}	4	$0.2\text{kHz} < f < 3.4\text{kHz}$				
		$B_{LME} = 20 \cdot \log \left \frac{E_{Lo}}{V_{TR}} \right $				
		Normal polarity	63	70		dB
Longitudinal to four wire balance, B_{LFE}	4	$0.2\text{kHz} < f < 3.4\text{kHz}$				
		$B_{LFE} = 20 \cdot \log \left \frac{E_{Lo}}{V_{TX}} \right $				
		Normal polarity	63	70		dB
Metallic to longitudinal balance, B_{MLE}	5	$B_{MLE} = 20 \cdot \log \left \frac{E_{TR}}{V_{Lo}} \right , E_{RX} = 0$				
		$0.2\text{kHz} < f < 4.0\text{kHz}$	40			dB
		$f = 1.0\text{kHz}$		53		dB
Four wire to longitudinal balance, B_{FLE}	5	$B_{FLE} = 20 \cdot \log \left \frac{E_{RX}}{V_{Lo}} \right , E_{TR} \text{ source removed}$				
		$0.2\text{kHz} < f < 4.0\text{kHz}$	40			dB
		$f = 1.0\text{kHz}$		53		dB
2-wire return loss, r		$r = 20 \cdot \log \left \frac{Z_L + Z_{TR}}{Z_L - Z_{TR}} \right $, Note 5				
		$0.2\text{kHz} \leq f < 0.5\text{kHz}$	30	37		dB
		$0.5\text{kHz} \leq f < 1.0\text{kHz}$	25	33		dB
		$1.0\text{kHz} \leq f \leq 3.4\text{kHz}$	15	24		dB
Polarity reversal time, t_{pol}		Normal to reversed polarity or reversed to normal polarity		4	15	ms






Figure 3. Longitudinal input impedance.

$$Z_{LoT} = Z_{LoR} = \frac{V_{LoT} + V_{LoR}}{I_{Lo}}$$

Figure 4. Longitudinal-to-metallic (B_{LME}) and Longitudinal-to-four-wire (B_{LFE}) balance.

$1/\omega C \ll 150\text{ ohms}$,
 $R_{LT} = R_{LR} = 300\text{ ohms}$, $R_T = 60\text{ kohms}$,
 $R_{RX} = 30\text{ kohms}$.

Figure 5. Metallic-to-longitudinal (B_{MLE}) and four-wire-to-longitudinal (B_{FLE}) balance.

$1/\omega C \ll 150\text{ ohms}$,
 $R_{LT} = R_{LR} = 300\text{ ohms}$, $R_T = 60\text{ kohms}$,
 $R_{RX} = 30\text{ kohms}$.

T-7511-17

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
TIPX idle voltage, V_{TI}		Normal polarity, Note 6 $V_{Bat} = -48\text{ V}$ $V_{Bat} = -63\text{ V}$	-5.0 -5.0	-3.5 -3.5	-2.0 -2.0	V
RINGX idle voltage, V_{RI}		Normal polarity, Note 6 $V_{Bat} = -48\text{ V}$ $V_{Bat} = -63\text{ V}$	-40.0 -54.5	-37.0 -51.0	-34.0 -48.0	V
4-wire transmit port (V_{TX})						
Overload level, V_{TX0}	2	Load impedance > 20 kohms, $f = 1\text{ kHz}$, 1% THD, $E_{RX} = 0$ Note 7	3.1 9.0	3.5 10.1		V_{PK} dBu
Output offset voltage, ΔV_{TX}			-20	± 5	+20	mV
Output impedance, z_{TX}		$0.2\text{ kHz} \leq f \leq 3.4\text{ kHz}$		10	20	ohm
4-wire receive port (RSN)						
RSN dc voltage, V_{RSN}		$I_{RSN} = 0$	-10	0	+10	mV
RSN impedance, z_{RSN}		$0.2\text{ kHz} \leq f \leq 3.4\text{ kHz}$		3	20	ohm
RSN current (I_{RSN}) to metallic loop current (I_L) gain, α_{RSN}		$0.2\text{ kHz} \leq f \leq 3.4\text{ kHz}$, $\alpha_{RSN} = \frac{I_L}{I_{RSN}}$		40		dB
Frequency response						
Two-wire to four-wire, $g_{2,4}$	6	$0.3\text{ kHz} \leq f \leq 3.4\text{ kHz}$ Relative to 1.0 kHz, 0 dBu $E_{RX} = 0\text{ V}$, (Notes 2, 8)	-0.1	± 0.03	+0.1	dB
Four-wire to two-wire, $g_{4,2}$	6	$0.3\text{ kHz} \leq f \leq 3.4\text{ kHz}$ Relative to 1.0 kHz, 0 dBu $E_L = 0\text{ V}$, (Notes 2, 9)	-0.1	± 0.03	+0.1	dB
Four-wire to four-wire, $g_{4,4}$	6	$0.3\text{ kHz} \leq f \leq 3.4\text{ kHz}$ Relative to 1.0 kHz, 0 dBu $E_L = 0\text{ V}$, (Notes 2, 9)	-0.1	± 0.06	+0.1	dB
Insertion loss						
Two-wire to four-wire, $G_{2,4}$	6	0 dBu, 1 kHz, $E_{RX} = 0$ (Notes 8, 10)	-0.15	± 0.1	+0.15	dB
Four-wire to two-wire, $G_{4,2}$	6	0 dBu, 1 kHz, $E_L = 0$ (Notes 9, 10)	-0.15	± 0.1	+0.15	dB
Four-wire to four-wire, $G_{4,4}$	6	0 dBu, 1 kHz, $E_L = 0$ (Notes 9, 10)	-0.15	± 0.1	+0.15	dB
Gain Tracking						
Two-wire to four-wire (Note 8) and Four-wire to two-wire (Note 9)	6	Referenced to -10 dBu, 1 kHz +3 dBu to -30 dBu -30 dBu to -55 dBu	-0.1	± 0.1	+0.1	dB




Figure 6. Frequency response, insertion loss, gain tracking, idle channel noise, THD, inter-modulation.

$1/\omega C \ll R_L$, $R_L = 600\text{ ohms}$,
 $R_T = 60\text{ kohms}$, $R_{RX} = 30\text{ kohms}$.

PBL 3799

ERICSSON

T-75-11-17

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Noise						
Idle channel noise at two-wire (TIPX-RINGX) or four-wire (V_{TX}) port	6	$E_{RX} = E_L = 0$, Notes 2, 11 C-msg weighting Psophometrical weighting		10 -80	14 -76	dBmC dBu
Single frequency out-of-band noise (Note 12)						
Metallic, V_{TR}	7	$12 \text{ kHz} \leq f \leq 1 \text{ MHz}$		-58	-55	dBu
Longitudinal, V_{Lo}	7	$12 \text{ kHz} \leq f \leq 90 \text{ kHz}$		-68	-63	dBu
Longitudinal, V_{Lo}	7	$90 \text{ kHz} \leq f \leq 1 \text{ MHz}$		-53	-50	dBu
Total Harmonic Distortion						
Two-wire to four-wire, Four-wire to two-wire	6	$0.3 \text{ kHz} \leq f \leq 3.4 \text{ kHz}$ 0 dBu, 1 kHz test signal, Note 2		-64	-50	dB
Intermodulation						
Type $2f_1 - f_2$	6	$0.3 \text{ kHz} < f_1, f_2 < 3.4 \text{ kHz}$, Level f_1 = level f_2 = -25 to 0 dBv $f_1 \neq nf_2, f_2 \neq nf_1$, Note 2 $E_{RX} = 0$ $E_L = 0$		-60 -60	-50 -50	dB dB
Two-wire to four-wire Four-wire to two-wire Type $f_1 \pm 50 \text{ Hz}$	6	$0.3 \text{ kHz} < f_1 < 3.4 \text{ kHz}$ Level 50 Hz = level f_1 - 14 dB, Level f_1 = -15 dBv to 0 dBv $f_1 \neq n \cdot 50 \text{ Hz}$, Note 2 $E_{RX} = 0$		-65	-50	dB
Battery Feed Characteristics						
Apparent battery voltage, E_{BAP}		Active state	47.5	50	52.5	V
		Active, polarity reversal state	-52.5	-50	-47.5	V
Feed resistance (R_{Fwd}) to programming resistance ($R_{OC1} + R_{OC2}$) conversion factor, K_1		Active and active, polarity reversal state $K_1 = \frac{R_{OC1} + R_{OC2}}{R_{Fwd}}$	4.75	5.00	5.25	Ratio
Stand-by state short circuit loop current, I_{LShSb}		$R_{OC1} + R_{OC2} = 4 \text{ kohms}$ $I_{LShSb} = \frac{130}{R_{OC1} + R_{OC2}}$	26	32	38	mA
Stand-by state loop current limiting threshold, I_{LLimSb}		$R_{OC1} + R_{OC2} = 4 \text{ kohms}$ $I_{LLimSb} = \frac{105}{R_{OC1} + R_{OC2}}$, Note 13		26		mA




Figure 7. Single-frequency out of band noise.

Resistance values in ohms,

 $V_{Lo} = 1.6 \cdot V'_{Lo}$ $1/\omega C \ll 100 \text{ ohms}$

T-75-11-17

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Tip open circuit state						
TIPX current, I_{LTkTo}	8	Tip open circuit state	-100	±5	100	μA
RINGX current, I_{LRT0}	8	Tip open circuit state				
		$R_{LRGnd} = 0 \text{ ohm}$	23	35	50	mA
		$R_{LRGnd} = 2.5 \text{ kohms}, V_{Bat} = -63 \text{ V}$	22	24		mA
		$R_{LRGnd} = 2.5 \text{ kohms}, V_{Bat} = -48 \text{ V}$	16	18		mA
RINGX voltage, V_{RTo}	8	$I_{LRT0} < 23 \text{ mA}$	$V_{Bat}+1$	$V_{Bat}+4$	$V_{Bat}+6$	V
Loop Current Detector						
Tolerance with respect to programmed threshold, I_{LToff}		Active, stand-by and polarity reversal states	-15		15	%
		Tip open circuit state Note 14	-20		20	%
Hysteresis, ΔI_{LTh}		Active, stand-by and polarity reversal states, $R_D = 51.1 \text{ kohms}$, Note 15	0.4	0.9	1.4	mA
Dial pulse distortion		10 pps, Off-hook: 600 ohms On-hook: ∞ ohms		1	5	%
Ring Trip Comparator Inputs (DT, DR)						
Offset voltage, ΔV_{DTR}	9	$V_{Bat} + 1 \text{ V} < V_{DT}, V_{DR} < -2 \text{ V}$ $R = 0 \text{ ohm}$	-20	±10	20	mV
		$R = 200 \text{ kohm}$	-40	±10	+40	mV
Input offset current, ΔI_B	9	$V_{Bat} + 1 \text{ V} < V_{DT}, V_{DR} < -2 \text{ V}, R = 200 \text{ kohm}$		0.05	1	μA
Input bias Current, I_B	9	$V_{Bat} + 1 \text{ V} < V_{DT}, V_{DR} < -2 \text{ V}, R = 200 \text{ kohm}$ $I_B = (I_{DT} + I_{DR})/2$		0.1	1	μA
Input resistance		$V_{Bat} + 1 \text{ V} < V_{DT}, V_{DR} < -2 \text{ V}$				
unbalanced, R_{DT}, R_{DR}			1			Mohm
balanced, R_{DTR}			3			Mohm
Common mode range, V_{DT}, V_{DR}			$V_{Bat}+1$		-2	V
Ground key detector						
Ground key detection threshold, R_{Gnd}	10	Active & stand-by states, $E_0 = E_1 = 1$				
		Switch S1 open	1.7		10.0	kohm
		Switch S1 closed	0.9		10.0	kohm
Longitudinal current threshold, I_{LeGkTh}	10	S1 closed	5	8	11	mA

Figure 8. Tip open circuit state.





Figure 9. Ring trip comparator.

$$2V < V < |V_{Bat} + 1|,$$

$$\frac{I_{DT} + I_{DR}}{2} = I_B,$$

$$V_{DTR} = \Delta V_{DTR},$$

$$\Delta I_B = \frac{V'_{DTR} - V_{DTR}}{R}$$



PBL 3799

ERICSSON

T-75-11-17

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Relay Driver Outputs (RINGRLY, TESTRLY)						
On state voltage, V_{TRLY}, V_{RRLY}		$I_{TRLY}, I_{RRLY} = 25 \text{ mA}$ $0^\circ\text{C} < T_{Amb} < 25^\circ\text{C}$ $25^\circ\text{C} < T_{Amb} < 70^\circ\text{C}$	$V_{CC}-2.0$ $V_{CC}-1.8$	$V_{CC}-1.8$ $V_{CC}-1.6$	$V_{CC}-1.0$	V
Off state leakage current, I_{TRLY}, I_{RRLY}		$V_{TRLY}, V_{RRLY} = V_{Bat}$		5	100	μA
Clamp voltage		$I_{TRLY}, I_{RRLY} = 25 \text{ mA}$	$V_{Bat}-3$		$V_{Bat}-1$	V
Digital Inputs (C1-C4, E0, E1, CHCLK)						
Input low voltage, V_{IL}					0.8	V
Input high voltage, V_{IH}			2.0			V
Input low current, I_{IL}		$V_{IL} = 0.4 \text{ V}$	-0.4			mA
Input high current, I_{IH}		$V_{IH} = 2.4 \text{ V}$			40	μA
Digital output (DET)						
Output low voltage, V_{OL}		$I_{OL} = 1.0 \text{ mA}$			0.45	V
Output high voltage, V_{OH}		$I_{OH} = -0.1 \text{ mA}$	2.4			V
Resistive pull-up			12	15	18	kohm
Switch Mode Regulator Transistor Output (L)						
Switch transistor saturation voltage, V_{ISat}		$I_L = 100 \text{ mA}$, Note 16			1.5	V
Leakage current, I_{ILk}		$V_L = 0 \text{ V}$			200	μA
Switch Mode Regulator Clock Input (CHCLK)						
Clock frequency, f_{CHCLK}			253	256	259	kHz
Power supply rejection ratio (PSRR)						
V_{CC} to two-wire port and V_{CC} to four-wire port rejection ratio, $PSRR_{CC}$		saturation guard off $50 \text{ Hz} < f < 4 \text{ kHz}$ $4 \text{ kHz} < f < 50 \text{ kHz}$	35 20			dB dB
		saturation guard on $50 \text{ Hz} < f < 50 \text{ kHz}$ Note 17	30			dB
V_{EE} to two-wire port and V_{EE} to four-wire port rejection ratio, $PSRR_{EE}$		saturation guard off, $50 \text{ Hz} < f < 50 \text{ kHz}$ saturation guard on, $50 \text{ Hz} < f < 50 \text{ kHz}$ Note 17	18 10	15		dB dB
V_{Bat} to two-wire port and V_{Bat} two two-wire port and V_{Bat} to four-wire port rejection ratio, $PSRR_{Bat}$		$50 \text{ Hz} < f < 4 \text{ kHz}$ $4 \text{ kHz} < f < 50 \text{ kHz}$ Note 17	25 20			dB dB
Power supply currents (relay drivers off)						
V_{CC} supply current, I_{CC}		On- or off-hook, active state	8	12		mA
V_{EE} supply current, I_{EE}		On- or off-hook, active state	6	9		mA
V_{Bat} supply current, I_{Bat}		On-hook, active state	3.5	6		mA




Figure 10. Ground key detector.



T-75-11-17

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Power dissipation						
On-hook total dissipation, P_{OnOp}		$V_{Bat} = -48$ V, Open circuit state		60	100	mW
On-hook total dissipation, P_{OnSb}		$V_{Bat} = -48$ V, Stand-by state		190	275	mW
On-hook total dissipation, P_{OnNo}		$V_{Bat} = -48$ V, Active state		225	350	mW
Off-hook total dissipation, P_{Offg}		$V_{Bat} = -48$ V, Active state $R_L = 600$ ohms, $R_{Feed} = 800$ ohms Note 18		700	1000	mW
Temperature guard						
Junction temperature at threshold, T_{Jg}			135	140	145	°C
Temperature guard hysteresis, ΔT_{Jg}				10		°C

Notes

- The overload level is specified at the two-wire port with the signal source at the four-wire receive port, i.e. $E_L = 0$ in figure 2.
- dBm is the ratio between power level P and a 1 mW reference power level, expressed in decibels, i.e.

$$dBm = 10 \cdot \log_{10} \frac{P}{1 \text{ mW}}$$

dBu is the ratio between voltage V_{rms} and a 0.775 V_{rms} reference, expressed in decibels, i.e.

$$dBu = 20 \cdot \log_{10} \frac{V_{rms}}{0.775 \text{ Vrms}}$$

dBu = dBm at impedance level 600 ohms

dBv is the ratio between voltage V and a 1 V reference, expressed in decibels, i.e.

$$dBv = 20 \cdot \log_{10} \frac{V}{1 \text{ V}}$$

dBup is the ratio between voltage V_p , measured via a psophometrical filter and a 0.775 V_{rms} reference, expressed in decibels, i.e.

$$dBup = 20 \cdot \log_{10} \frac{V_p}{0.775 \text{ Vrms}}$$

dBnC is the ratio between power level P_c , measured via a C-message filter and a 1 pW reference power level, expressed in decibels, i.e.

$$dBnC = 10 \cdot \log_{10} \frac{P_c}{1 \text{ pW}}$$

- The two-wire impedance, Z_{TRX} , is programmable by selection of external component values according to:

$$Z_{TRX} = Z_T / (G_{2,4} \cdot \alpha)$$

where:

Z_{TRX} = impedance between the TIPX and RINGX terminals

Z_T = programming network between the V_{TX} and RSN terminals

$G_{2,4}$ = transmit gain, nominally = 1 (0 dB \pm 0.15 dB)

α = receive current gain, nominally = 100 (40 dB \pm 0.15 dB)

The fuse resistors R_F add to the impedance presented by the SLIC at terminals TIPX and RINGX for a total two-wire impedance of $Z_{TR} = Z_{TRX} + 2R_F$.

- Normal polarity is defined as the tip lead being at a more positive potential than the ring lead. Reversed polarity is defined as the ring lead being at a more positive potential than the tip lead.
- Higher return loss values can be achieved by adding a reactive component to R_T , the two-wire terminating impedance programming resistor, e.g. by dividing R_T into two equal halves and connecting a capacitor from the common point to ground. For $R_T = 600$ kohms the capacitance value is approximately 330 pF.
- $V_{Bat} = -63$ V is applicable to the PBL 3799 in a 44-pin leaded chip carrier with the RSG terminal connected to the V_{EE} supply.
- The overload level, V_{TXO} , is specified at the four-wire transmit port, V_{TX} , with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is $G_{2,4} = 1$.
- The level is specified at the two-wire port.
- The level is specified at the four-wire receive port (RX).
- Fuse resistors R_{F1} and R_{F2} impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for $R_{F1} = R_{F2} = 0$ ohm.
- The two-wire idle noise is specified with the port terminated in 600 ohms (R_L) and with the four-wire receive port grounded ($E_{RX} = 0$, $E_L = 0$; see figure 6).
The four-wire idle noise at V_{TX} is specified with the two-wire port terminated in 600 ohms (R_L). The four-wire receive port is grounded ($E_{RX} = 0$, $E_L = 0$; see figure 6).
The idle channel noise degrades by approximately 5 dB when the saturation guard is active. Refer to section Battery feed for a description of the saturation guard.
- These specifications are valid for a longitudinal impedance of 90 ohms and a metallic impedance of 135 ohms.
- When the stand-by state loop current exceeds the limiting threshold the line feed changes from resistive feed ($R_{Feed} = (R_{OC1} + R_{OC2})/5$) to nearly constant current feed.

PBL 3799

ERICSSON

T-75-11-17

14. Loop current at the detector threshold, active and active reversed polarity states (nominal values):

I_{LThOff} (detector threshold for on-hook to off-hook transition)
 $= 465/R_D$

I_{LThOn} (detector threshold for off-hook to on-hook transition)
 $= 410/R_D$

Loop current at the detector threshold, tip open circuit state (nominal values):

$I_{LRThOff}$ (detector threshold for on-hook to off-hook transition)
 $= 930/R_D$

I_{LRThOn} (detector threshold for off-hook to on-hook transition)
 $= 820/R_D$

15. The loop current detector threshold hysteresis is a function of the R_D value. Refer to note 14 above.

16. V_{ISat} is the voltage across the saturated transistor, i.e. between terminals V_{Bat} and L.

17. Power supply rejection ratio test signal is 100 mVrms (sinusoidal).

18. Fuse resistor $R_{F1} = R_{F2} = 0$ ohm.

Pin Description

LCC: 44-pin, j-leaded chip carrier. DIP: 28-pin dual in-line. Refer to figure 11. Pin x/y = LCC terminal/DIP terminal

LCC	DIP	Symbol	Description
1	—	NC	No internal connection. Note 1
2	1	GND2	Ground. No internal connection to GND1 (pin 27/18). Note 2.
3	2	V_{Reg}	Regulated negative voltage for power amplifiers. The switch-mode regulator inductor, filter capacitor and RC stabilization network connect to this pin.
4	3	V_{CC}	+5 V power supply.
5	—	NC	No internal connection. Note 1
6	4	RINGRLY	Ring relay driver output. Sources up to 80 mA from V_{CC} .
7	5	TESTRLY	Test relay driver output. Sources up to 80 mA from V_{CC} .
8	6	L	Switch-mode regulator drive transistor output. The 1 mH inductor and the catch diode connect to this pin. These components must be connected with shortest possible lead lengths. The catch diode, including connecting leads, must exhibit a low inductance to clamp effectively, when the regulator switch opens.
9	—	NC	No internal connection. Note 1
10	7	V_{Bat}	Battery supply voltage. Negative with respect to GND2, pin 2/1.
11	8	V_{OBat}	Quiet battery. An external filter capacitor connects between this pin and GND1 to provide filtered battery supply to signal processing circuits.
12	9	CHS	Switch-mode regulator stabilization network input. From this pin a capacitor connects to GND1 and a series RC network to V_{Reg} , pin 3/2.
13	—	NC	No internal connection. Note 1
14	10	CHCLK	Switch-mode regulator TTL compatible clock input. Nominal frequency: 256 kHz
15	—	NC	No internal connection. Note 1
16	11	C4	C1 (pin 23/16), C2 (pin 21/14), C3 (pin 22/15) and C4 are TTL compatible decoder inputs controlling the SLIC operating states.
17	12	E1	Detector select input. A logic high level enables the ground key detector. A logic low level enables the loop/ring-trip detector. TTL compatible input.
18	—	NC	No internal connection. Note 1
19	—	E0	Detector output enable. A logic high level enables the \overline{DET} (pin 20/13) output. A logic low level disables the \overline{DET} output. TTL compatible input. The PBL 3799 in dual-in-line package has the \overline{DET} output permanently enabled.
20	13	\overline{DET}	Detector output. Inputs C1...C3 and E1 select the detector to be connected to this output. When \overline{DET} is enabled via E0 (pin 19/-) a logic low level indicates that the selected detector is tripped. The \overline{DET} output is open collector with internal pull-up resistor (15 kohms) to V_{CC} (pin 4/3). When disabled, \overline{DET} thus appears to be a resistor connected to V_{CC} .
21	14	C2	Refer to pin 16/11 description.
22	15	C3	Refer to pin 16/11 description.
23	16	C1	Refer to pin 16/11 description.
24	—	NC	No internal connection. Note 1

T-75-11-17

LCC	DIP	Symbol	Description
25	—	RSG	Saturation guard programming Input. A resistor, R_{SG} , between pins RSG and V_{EE} (pin 31/20) adjusts the saturation guard for operation with V_{Bat} from -64.5 V to -46 V, see battery feed page 15. The PBL 3799 in dual-in-line package has the saturation guard internally set for operation with $V_{Bat} = -48$ V.
26	17	RDC	Dc loop feed resistance is programmed by two resistors connected in series from this pin to the receive summing node (RSN, pin 29/19). The resistor junction point is decoupled to GND1 to filter noise and other disturbances before reaching the RSN input. V_{RDC} polarity is negative for normal tip-ring polarity and positive for reversed tip-ring polarity. $ V_{RDC} = (V_{Tdc} - V_{Rdc})/20 - 2.5$
27	18	GND1	Ground. No internal connection to GND2 (pin 2/1). Note 2.
28	—	NC	No internal connection. Note 1
29	19	RSN	Receive summing node. 100 times the current (dc and ac) flowing into this pin equals the metallic (transversal) current flowing between the TIPX (pin 42/27) and RINGX (pin 43/28) terminals. Programming networks for feed resistance, 2-wire impedance, and receive gain connect to the receive summing node.
30	—	NC	No internal connection. Note 1
31	20	V_{EE}	-5 V power supply.
32	21	V_{TX}	Transmit vf output. The ac voltage difference between TIPX (pin 42/27) and RINGX (pin 43/28), the ac metallic voltage, is reproduced as an unbalanced GND1 referenced signal at V_{TX} with a gain of one. The two-wire impedance programming network connects between V_{TX} and RSN (pin 29/19).
33	—	NC	No internal connection. Note 1
34	22	HPT	Tip side (HPT) of ac/dc separation capacitor
35	23	HPR	Ring side (HPR) of ac/dc separation capacitor
36	—	NC	No internal connection. Note 1




Figure 11. Pin configuration, 28-pin dual-in-line package and 44-pin j-leaded chip carrier, top view.

T-75-11-17

LCC	DIP	Symbol	Description
37	24	RD	Loop current detector programming resistor, R_D , connects from RD to V_{EE} (pin 31/20). A filter capacitor C_0 may be connected from RD to GND1.
38	25	DT	Inverting ring trip comparator input
39	—	NC	No internal connection. Note 1
40	26	DR	Non-inverting ring trip comparator input
41	—	TIPX _{Sense}	TIPX _{Sense} is internally connected to TIPX. TIPX _{Sense} is used during manufacturing, but requires no connection in SLIC applications, i.e. leave open.
42	27	TIPX	The TIPX pin connects to the tip lead of the 2-wire line interface via overvoltage protection components, ring and test relays.
43	28	RINGX	The RINGX pin connects to the ring lead of the 2-wire line interface via overvoltage protection components, ring and test relays.
44	—	RINGX _{Sense}	RINGX _{Sense} is internally connected to RINGX. RINGX _{Sense} is used during manufacturing, but requires no connection in SLIC applications, i.e. leave open.

Notes

1. Pins marked NC are not internally connected. It is recommended to ground these pins to provide shielding for sensitive terminals.
2. The GND1 and GND2 pins should be connected together via a direct printed circuit board trace.




Figure 12. PBL 3799 application example.

T-75-11-17

Functional Description and Applications Information

Transmission

Overview

A simplified ac model of the transmission circuits is shown in figure 13. Neglecting the impact of the filters in figure 13 for frequencies from 300 Hz to 3.4 kHz (i.e. filter gain = 1), circuit analysis yields:

$$V_{TR} = V_{TX} + I_L \cdot 2R_F \quad (1)$$

$$\frac{V_{TX}}{Z_T} + \frac{V_{RX}}{Z_{RX}} = \frac{I_L}{100} \quad (2)$$

$$V_{TR} = E_L - I_L \cdot Z_L \quad (3)$$

where:

V_{TX} is the ground referenced, unity gain version of the ac metallic (transverse) voltage between the TIPX and RINGX terminals, i.e. $V_{TX} = 1 \cdot V_{TRX}$.

V_{TR} is the ac metallic voltage between tip and ring.

E_L is the line open circuit ac metallic voltage.

I_L is the ac metallic current.

R_F is the overvoltage protection current limiting resistor.

Z_L is the line impedance.

Z_T is the programming network for the TIPX to RINGX impedance.

Z_{RX} controls the four-wire to two-wire gain.

V_{RX} is the analog ground referenced receive signal.

From equations (1), (2) and (3) expressions for two-wire impedance, two-wire to four-wire gain, four-wire to two-wire gain and four-wire to four wire gain may be derived.

Two-wire Impedance

To calculate Z_{TR} , the impedance presented to the 2-wire line by the SLIC, including the resistors R_F , let $V_{RX} = 0$.

From (1) and (2):

$$Z_{TR} = \frac{Z_T}{100} + 2R_F$$

Since Z_{TR} and R_F are known Z_T may be calculated from

$$Z_T = 100 \cdot (Z_{TR} - 2R_F)$$

Example: calculate Z_T to make the terminating impedance $Z_{TR} = 900$ ohms in

series with $2.16 \mu F$. $R_F = 20$ ohms.

Using the expression above

$$Z_T = 100 \cdot \left(900 + \frac{1}{j\omega \cdot 2.16 \cdot 10^{-6}} - 2 \cdot 20 \right)$$

$$= 86 \cdot 10^3 + \frac{1}{j\omega \cdot 21.6 \cdot 10^{-9}}$$

i.e. $Z_T = 86$ kohms in series with 21.6 nF.

Two-wire to four-wire gain

The two-wire to four-wire gain, G_{2-4} , can be obtained from (1) and (2) with $V_{RX} = 0$:

$$G_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T/100}{Z_T/100 + 2R_F}$$

Four-wire to two-wire gain

The four-wire to two-wire gain, G_{4-2} , is derived from (1), (2) and (3) with $E_L = 0$:

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{Z_T/100 + 2R_F + Z_L}$$

Four-wire to four-wire gain

The four-wire to four-wire gain, G_{4-4} , is derived from (1), (2) and (3) with $E_L = 0$:

$$G_{4-4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L + 2R_F}{Z_T/100 + 2R_F + Z_L}$$

Hybrid function

The PBL 3799 SLIC forms a particularly flexible and compact line interface when used together with a subscriber line audio processing circuit (SLAC) or other similar programmable CODEC/filter. The SLAC allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. The SLAC also permits the system controller to adjust transmit and receive gains as well as terminating impedance. Refer to SLAC or similar programmable CODEC/filter data sheets for design information.




Figure 13. Simplified ac transmission circuit.




Figure 14. Hybrid function.

T-75-11-17

The high pass filter capacitor connected between terminals HPT and HPR provides separation between circuits sensing TIPX-RINGX dc conditions and circuits processing vf signals. The recommended C_{HP} capacitance value of 220 nF will position the 3 dB break point at 1.8 Hz.



Battery feed

Overview

The PBL 3799 SLIC synthesizes a resistive battery feed system without the disadvantage of high feed circuit power dissipation on short loops. To reduce power dissipation a switch mode regulator efficiently down-converts the battery supply voltage. The down-converted voltage is applied to the line drive amplifiers and is automatically adjusted to be precisely enough to feed the loop current as well as to allow distortion free of signal transmission.

The synthesized battery feed is a 50 V source in series with a programmable feed resistance. The apparent 50 V battery is independent of actual supply voltage connected to the SLIC. The SLIC feed resistance is set via scaled, external resistors.

The battery feed polarity can be set to either normal or reversed polarity via the SLIC digital control inputs.

To permit the line drive amplifiers to operate without signal distortion even on high resistance or open circuit loops, a saturation guard circuit limits the loop voltage, when the tip to ring dc voltage approaches the available battery supply voltage.

With the SLIC set to the stand-by state, power is further conserved by limiting the the short circuit loop current to 2/3 of the active state short circuit current.

The following paragraphs describe the battery feed circuit in detail. At the end of this section a paragraph, Battery feed circuit programming procedure, summa-

rizes the few simple calculations necessary to program the battery feed.

Case 1: SLIC in the active or active polarity reversal state; $|V_{TRdc}| < V_{SGRef}$
 $|V_{Bat}| > V_{SGRef} + 12 \text{ V}$

In the active state C3, C2, C1 = 0, 1, 0 and in the active polarity reversal state C3, C2, C1 = 1, 1, 0.

The battery feed control loop is shown in block diagram form in figure 16. For tip to ring dc voltages less than the saturation guard reference voltage, V_{SGRef} (refer to Case 2) the following expression is obtained from the block diagram for $R_F = 0$:

$$\left[|V_{TRdc}| \cdot \frac{1}{20} - 2.5 \right] \cdot p \cdot \frac{1}{R_{DC1} + R_{DC2}} \cdot 100 = -I_{Ldc}$$

where

V_{TRdc} is the tip to ring dc voltage

I_{Ldc} is the dc loop current

R_{DC1} , R_{DC2} are the external feed resistance programming resistors

$p = 1$ for normal polarity and $p = -1$ for reversed polarity

By defining the feed resistance R_{Feed} as

$$R_{Feed} = \frac{R_{DC1} + R_{DC2}}{5}$$

and substituting into the above expression the familiar resistive battery feed formula is obtained:

$$I_{Ldc} = p \cdot \frac{50 - |V_{TRdc}|}{R_{Feed}}$$

where 50 V is the apparent battery voltage, E_{BAP} .

The loop current may also be described as a function of loop resistance R_L since $V_{TRdc} = I_{Ldc} \cdot R_L$:

$$I_{Ldc} = p \cdot \frac{50}{R_L + R_{Feed}}$$

In figure 17, PBL 3799 battery feed examples, curve segment AB or AD is described by Case 1.

Case 2: SLIC in the active or active polarity reversal state;
 $|V_{TRdc}| > V_{SGRef}$ $|V_{Bat}| > V_{TRdc} + 12 \text{ V}$

In the active state C3, C2, C1 = 0, 1, 0 and in the active polarity reversal state C3, C2, C1 = 1, 1, 0.

When the tip to ring dc voltage approaches the V_{Bat} supply voltage, a circuit named saturation guard limits the two-wire voltage to a small additional increase beyond the saturation guard threshold, V_{SGRef} . This is to maintain distortion free of transmission through the line drive amplifiers. The saturation guard feature makes on-hook transmission possible.

The tip to ring voltage at which the the saturation guard becomes active, V_{SGRef} , can be calculated from

$$V_{SGRef} = \frac{266}{\left[\frac{1}{R_{SG}} + \frac{1}{2.7} \right]^4 + 5.59}$$

where

V_{SGRef} is in volts for R_{SG} in kohms

R_{SG} is a resistor connected between terminal RSG and -5 V.

Note that the RSG terminal is available only on the 44 pin surface mount

Figure 17. PBL 3799 battery feed examples.


$R_{DC1} = R_{DC2} = 2 \text{ kohms}$,
 i.e. $R_{Feed} = 2 \times 400 \text{ ohms}$.

Curve ABC: active state. PBL 3799 in 28-pin DIP or 44-pin LCC with $R_{SG} = \infty \text{ ohms}$, $V_{Bat} = -48 \text{ V}$.

Curve ADE: active state. PBL 3799 in 44-pin LCC with $R_{SG} = 0 \text{ ohm}$, $V_{Bat} = -63 \text{ V}$.

Curve FGBC: stand-by state. PBL 3799 in 28-pin DIP or 44-pin LCC with $R_{SG} = \infty \text{ ohms}$, $V_{Bat} = -48 \text{ V}$.

Curve FGDE: stand-by state. PBL 3799 in 44-pin LCC with $R_{SG} = 0 \text{ ohm}$, $V_{Bat} = -63 \text{ V}$.



PBL 3799

package. The 28-pin dual-in-line package has the saturation guard internally set for $V_{SGRef} = 32.1$ V.

$R_{SG} = \text{open circuit}$ yields $V_{SGRef} = 32.1$ V

$R_{SG} = 0$ ohm yields $V_{SGRef} = 47.6$ V

The loop current, I_{Ldc} , as a function of the loop voltage, V_{TRdc} , for $V_{TRdc} > V_{SGRef}$ is described by

$$I_{Ldc} = \frac{-V_{TRdc} - (V_{TRdc} - V_{SGRef}) \cdot 12}{(R_{DC1} + R_{DC2})/5}$$

from which the open loop voltage ($I_L = 0$) is calculated to

$$V_{TRdc} = \frac{50 + 12 \cdot V_{SGRef}}{13}$$

The open circuit voltage is then 33.5 V for $R_{SG} = \text{open circuit}$ and 47.8 V for $R_{SG} = 0$

In figure 17, PBL 3799 battery feed examples, curve segments BC and DE are described by Case 2.

Case 3: SLIC in the stand-by or stand-by polarity reversal state;

$$|V_{TRdc}| < V_{SGRef}, |V_{Bat}| > V_{SGRef} + 12 \text{ V}$$

The stand-by operating states reduce power dissipation while the line is idle.

The loop feed in the stand-by state ($C3, C2, C1 = 0, 1, 1$) and in the stand-by polarity reversal state ($C3, C2, C1 = 0, 1, 1$) is current limited on short loops. For loop current values less than the limiting threshold, I_{LLimSb} , the stand-by state line feed characteristic is the same as described under Cases 1 and 2.

Loop current is limited when exceeding I_{LLimSb} , the loop current limiting threshold

$$I_{LLimSb} = \frac{105}{R_{DC1} + R_{DC2}}$$

At I_{LLimSb} the loop current is 0.5 mA less than predicted by the resistive battery feed formula

$$I_{Ldc} = \frac{50}{(R_{DC1} + R_{DC2})/5 + R_L}$$

The loop resistance at the current limiting threshold, I_{LLimSb} , can be calculated from

$$R_{LLimSb} = \frac{29 - (R_{DC1} + R_{DC2}) \cdot 10^{-4}}{5 \cdot 10^{-4} + 105 / (R_{DC1} + R_{DC2})}$$

At short circuit, i.e. $R_L = 0$ ohm, the loop current is limited to

$$I_{LshSb} = \frac{130}{R_{DC1} + R_{DC2}}$$

Stand-by state loop currents between I_{LshSb} and I_{LLimSb} may be calculated from

$$I_{Ldc} = \frac{1}{R_{DC1} + R_{DC2}} \cdot \left[130 - 25 \cdot \frac{R_L}{R_{LLimSb}} \right]$$

In figure 17, PBL 3799 battery feed examples, this corresponds to curve segment FG.

C_{DC} capacitor

Refer to the battery feed block diagram, figure 16. The battery feed programming resistors R_{DC1} and R_{DC2} together with capacitor C_{DC} form a low pass filter, which removes noise and

signals from the battery feed control loop. The recommended 3 db break point frequency is $160 \text{ Hz} < f_{3dB} < 240 \text{ Hz}$. The C_{DC} capacitance value is then calculated from:

$$C_{DC} = \frac{1}{2\pi \cdot f_{3dB}} \cdot \left[\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}} \right]$$

Note that $R_{DC1} = R_{DC2}$ yields minimum C_{DC} capacitance value.

Switch mode regulator

The switch mode regulator down-converts the V_{Bat} supply voltage to a value, which is just enough for the line drive amplifiers to feed the required loop current and maintain transmission quality. Since the voltage conversion efficiency is high and the minimum required voltage drop across the line drive amplifiers is low, a significant power dissipation reduction is realized. A 2×400 ohm resistive battery feed with 200 ohm line resistance and -48 V battery will have 1.84 W dissipated in the line feed resistors. The PBL 3799 set up for the same 2×400 ohm feed and with the same 200 ohm line resistance and -48 V, V_{Bat} would generate only 0.78 W in the line feed circuits (90% power conversion efficiency), i.e. a 1.06 W or 57.6% reduction in line card power dissipation.

Refer to figure 18 for a block diagram of the switch mode regulator. V_{Bat} (pin 10/7) is the input voltage, which the regulator converts to V_{Reg} (pin 3/2) with high efficiency. V_{Reg} powers the line drive amplifiers. The switch mode regulator adjusts its V_{Reg} output to be equal to the reference voltage, V_{Ref} . The reference voltage is derived from the TIPX to RINGX dc metallic voltage according to

$$V_{Ref} = -(V_{TRdc} + V_{Bias})$$

where V_{Bias} is approximately 12 V.

Since V_{Bias} is the voltage drop across the line drive amplifiers, the SLIC power loss is greatly reduced compared to supplying the amplifiers directly from the V_{Bat} supply.

The battery supply voltage, $|V_{Bat}|$, must be larger than $|V_{Reg}|$, i.e. $|V_{Bat}| \geq |V_{TRdc}| + V_{Bias}$. If this condition is not met, the tip to ring voltage will be limited by the SLIC according to $|V_{TRdc}| = |V_{Bat}| - V_{Bias}$. Although the SLIC continues to function, this mode of operation should be avoided due to increased noise and a much reduced V_{Bat} to transmission ports rejection ratio.




Figure 18. Switch mode regulator.

T-75-11-17

To minimize noise as well as battery feed circuit power dissipation on long loops the switch mode regulator is automatically turned off for tip to ring dc voltages exceeding a threshold value of approximately $V_{SGRef} - 1V$. With the regulator disabled, the V_{Bat} supply voltage is passed on to the V_{Rog} input without being down-converted.

The inductor, L , should be 1 mH with a series resistance larger than 15 ohms. A saturated inductor with less than 15 ohms of series resistance may damage the SLIC due to excessive regulator switch current.

C_{Fil} , 0.47 μF , is the regulator output filter capacitor.

The catch diode, D_1 , (e.g. 1N4448) must withstand 70 V reverse voltage, conduct an average of 50 mA (150 mA peak) and turn off in less than 10 nsec.

C_{CH1} , C_{CH2} and R_{OH} make up a compensation network for an internal voltage comparator. Values are given in the applications example, figure 12.

The components associated with the switching regulator must be connected via the shortest possible PCB trace lengths. Other circuits should be kept isolated from this area. The L terminal (pin 8/6) voltage variations are large and very fast. To avoid interference the inductor and the catch diode should be located directly at pin 8/6. Inductors with closed magnetic path core (e.g. toroid, pot core) will reduce interference originating from the inductor.

Figure 19. Power derating, 28-pin ceramic dual-in-line package and 44-pin leaded chip carrier.

$$P = \frac{T_j - T_{Amb}}{\Theta_{JA}}$$

P = power,

T_j = junction temperature,

T_{Amb} = ambient temperature,

Θ_{JA} = junction-to-ambient thermal resistance.

Curve A: CLCC, $T_j = 120^\circ C$, $\Theta_{JA} = 33^\circ C/W$

Curve C: CLCC, $T_j = 135^\circ C$, $\Theta_{JA} = 33^\circ C/W$

Curve B: DIP, $T_j = 120^\circ C$, $\Theta_{JA} = 29^\circ C/W$

Curve D: DIP, $T_j = 135^\circ C$, $\Theta_{JA} = 29^\circ C/W$

Battery feed circuit programming procedure

Extracting the key elements from the preceeding description results in the following step-by-step procedure.

1. Establish the battery feed requirements.

Maximum loop resistance, including fuse resistors R_{F1} and R_{F2} , $R_{LMax} = ?$

Loop current at the maximum loop resistance, $I_{LMin} = ?$

SLIC supply voltage (pin 10/7), $V_{Bat} = ?$

2. Calculate the feed resistance programming components R_{DC1} and R_{DC2} from

$$R_{DC1} = R_{DC2} = \left[\frac{50}{I_{LMin}} - R_{LMax} \right] \cdot 2.5$$

3. Calculate C_{DC} from

$$C_{DC} = \frac{1}{2\pi \cdot f_{3dB}} \cdot \left[\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}} \right]$$

where $f_{3dB} = 200$ Hz

4. Calculate the saturation guard programming resistor, R_{SG} .

PBL 3799 in 28 pin dual-in-line package:

No R_{SG} terminal provided. V_{SGRef} is internally set to 32.1 V. The minimum required battery voltage is $|V_{Batmin}| = V_{SGRef} + 12$ V = 44 V. For operation between V_{SGRef} and open loop $|V_{Batmin}| = V_{TRdc} + 12$ V.

PBL 3799 in 44-pin surface mount package:

R_{SG} terminal open circuit: $V_{SGRef} = 32.1$ V.

R_{SG} terminal shorted to V_{EE} : $V_{SGRef} = 47.6$ V.

For intermediate V_{SGRef} values calculate R_{SG} according to

$$R_{SG} = \frac{86.63 - 1.82 \cdot V_{SGRef}}{V_{SGRef} - 32.09}$$

where R_{SG} is in kohms for V_{SGRef} in volts.

The minimum required battery voltage is $|V_{Batmin}| = V_{SGRef} + 12$ V. For operation between V_{SGRef} and open loop $|V_{Batmin}| = V_{TRdc} + 12$ V.

5. Recommended switch mode regulator component values:

$L = 1$ mH ± 10 %;

$C_{Fil} = 0.47$ $\mu F \pm 10$ %, 100 V;

$D_1 = 1N4448$ (or equivalent),

$R_{CH} = 910$ ohm ± 2 %, 0.25 W;


$C_{CH1} = 0.047$ $\mu F \pm 10$ %, 100 V;

$C_{CH2} = 1500$ pF ± 10 %, 100 V.

Loop Monitoring Functions

Overview

The PBL 3799 SLIC contains three detectors: the loop current, the ground key and the ring trip detector. These three detectors report their status via the



PBL 3799

shared DET output. The detector to be connected to the DET output is selected according to the logic states at the control inputs C1, C2, C3 and enable input E1. Enable input E0 (available only on the 44-pin surface mount package) sets the DET output to either active or high impedance state.

Loop current detector - active state

Active state (C3, C2, C1 = 0, 1, 0) and active polarity reversal state (C3, C2, C1 = 1, 1, 0)

The loop current value at which the loop current detector changes state is programmable by calculating a value for resistor R_D . R_D connects between terminals R_D (pin 37/24) and V_{EE} (pin 31/20).

Figure 20 shows a block diagram for the loop current detector. The two-wire interface produces a current, I_{RD} , flowing out of pin R_D :

$$I_{RD} = 0.5 \cdot \frac{|I_{LT} - I_{LR}|}{300} = \frac{|I_L|}{300}$$

where I_{LT} and I_{LR} are currents flowing into the TIPX and RINGX terminals and I_L is the loop current. The voltage generated across the programming resistor R_D by I_{RD} is applied to an internal comparator with hysteresis. The comparator reference voltage for transition on-hook to off-hook is 1.55 V. The reference voltage for a transition off-hook to on-hook is 1.37 V. A logic low level results at the DET output, when the comparator reference voltage is exceeded.




Figure 20. Loop current and ground key detector.




Figure 21. Ring trip network, balanced ringing.

ERICSSON
T-75-11-17

For a specified on-hook to off-hook loop current threshold, I_{LTHOff} , R_D is calculated from

$$R_D = \frac{1.55 \cdot 300}{|I_{LTHOff}|}$$

The calculated R_D value corresponds to an off-hook to on-hook loop current threshold, I_{LTHOn} , of

$$|I_{LTHOn}| = \frac{1.37 \cdot 300}{R_D}$$

Loop current detector - tip open circuit state

Tip open circuit state (C3, C2, C1 = 1, 0, 0)

In the tip open circuit state the loop current detector function is similar to the active state, but the R_D terminal current, I_{RD} , is calculated from

$$I_{RD} = \frac{I_{LR}}{600} \text{ where } I_{LR} \text{ is the ring lead current.}$$

The detector is triggered at a ring lead threshold current $I_{LTHOffTo}$ with the R_D resistance value set to

$$R_D = \frac{1.55 \cdot 600}{I_{LTHOffTo}}$$

The ring lead current must be reduced to less than

$$I_{LTHOnTo} = \frac{1.37 \cdot 600}{R_D}$$

for the detector to return to its non-triggered state.

Loop current detector - filter capacitor

It is recommended to filter the signal at the R_D pin with a capacitor C_D connected between terminal R_D (pin 37/24) and ground.

A suggested value for C_D is:

$$C_D = \frac{1}{2\pi \cdot R_D \cdot f_{3dB}}, \text{ where } f_{3dB} = 500 \text{ Hz}$$

Ground key detector

Refer to figure 20 for a block diagram of the ground key detector. The ground key detector examines the difference between TIPX and RINGX currents. When the longitudinal current from ground exceeds an internally set threshold value of nominally 8 mA, the detector triggers and sets the DET output to a logic low level. The E1 enable input must be set to logic high level to gate the ground key detector to the DET output. The Electrical

characteristics table specifies the threshold level as a function of longitudinal resistance to ground.

The ground key / ring ground detector threshold is pre-programmed and cannot be changed by external components.

Ring trip detector

Ring trip detection is accomplished by monitoring the two-wire line for presence of dc current while ringing is applied. When the subscriber goes off-hook with ringing applied, dc loop current starts to flow. The comparator in the SLIC with inputs DT (pin 38/25) and DR (pin 40/26) detects this current flow via an interface network. The result of the comparison is presented at the $\overline{\text{DET}}$ output. The ring trip comparator is automatically connected to the $\overline{\text{DET}}$ output, when the SLIC control inputs are set to the ringing state (C3, C2, C1 = 0, 0, 1). When off-hook during ringing is detected, the line card or system controller will proceed to disconnect the ringing source (software ringtrip) by re-setting the control input logic states. Alternatively, the $\overline{\text{DET}}$ output may be monitored by circuits on the line card, which perform the ringtrip function (hardware ringtrip).

The ringing source may be balanced or unbalanced, superimposed on the V_{BAT} supply voltage. The unbalanced ringing source may be applied to either the tip lead or the ring lead with return on the other wire. A ring relay, energized by the SLIC ring relay driver, connects the

ringing source to tip and ring. For unbalanced ringing systems the loop current sensing resistor may be placed either in series with the ringing generator or in series with the return lead to ground.

Figures 21 and 22 show examples of balanced and unbalanced ringing systems. For either ringing system the ringtrip detection function is based on a polarity change at the inputs DT and DR of the ringtrip comparator.

In the unbalanced case the dc voltage drop across resistor R_{RT} is zero as long as the telephone remains on-hook. With the telephone off-hook during ringing, dc loop current will flow, causing a voltage drop across R_{RT} . The R_{RT} voltage is applied to the comparator input DT via resistor R_3 . R_4 shifts the voltage level to be within the comparator common mode range. C_{RT} removes the ac component of the ringing signal. R_1 and R_2 establish a bias voltage at comparator input DR, which is more negative than DT when the telephone is on-hook and is more positive than DT when the telephone goes off-hook during ringing.

Complete removal of the ringing signal ac component at the DT input may not be necessary. Some residual ac component at the DT input may under certain operating conditions cause the $\overline{\text{DET}}$ output to toggle between the on-hook and off-hook states at the ringing frequency. However, with the telephone off-hook the $\overline{\text{DET}}$ output will be at logic low level for more than half the time. Therefore, by sampling the $\overline{\text{DET}}$ output, a

software routine can discriminate between on-hook and off-hook through examination of the duty cycle. Full removal of the ringing frequency from the DT input while maintaining ringtrip within required time limits (approximately < 100 ms) usually mandates a second order filter rather than the first order shown in figure 22. The software approach minimizes the number of line card components.


In the balanced ringing system shown in figure 21, R_1 and R_2 are the loop current sensing resistors. With the telephone on-hook, no dc loop current flows to cause a dc voltage drop across resistors R_1 and R_2 . Voltage dividers R_{B2} , R_4 and R_{B1} , R_3 bias the ringtrip comparator input DT to be more positive than DR. With the telephone off-hook during ringing dc loop current will flow, causing a voltage drop across resistors R_1 and R_2 , which in turn will make comparator input DT more negative than DR, setting the $\overline{\text{DET}}$ output to logic low level, indicating ringtrip condition. Capacitors C_{RT1} and C_{RT2} filter the ring voltage at the comparator inputs. For 20 Hz ringing it is suitable to calculate these capacitors for a time constant of $T = 50$ ms, i. e.

$$C_{\text{DC}} = T \cdot \left[\frac{1}{R_{\text{B2}}} + \frac{1}{R_4} \right]$$

Detector Output, $\overline{\text{DET}}$

The loop current detector, ground key detector and ringtrip comparator share a common output, $\overline{\text{DET}}$ (pin 20/13). The $\overline{\text{DET}}$ output is open collector with internal

Figure 22. Ring trip network, unbalanced ringing.



pull-up resistor to V_{CC} . Via control inputs C1 through C3 and enable input E1 one of the three detectors is selected to be connected to the DET output. With enable input E0 is set to logic high level the DET output is activated. In the DET active state a logic low level indicates a triggered detector condition and a logic high level reports a non-triggered detector. With E0 set to logic low level, the DET output is set to its high impedance state, i.e. connected to V_{CC} via the internal pull-up resistor. Note that the DET high impedance state is available only on the 44-pin surface mount package.

Relay Drivers

The PBL 3799 SLIC contains two identical drivers for test and ring relays. The drivers are pnp transistors in open collector configuration, sourcing up to 80 mA from the V_{CC} supply. Each driver has

an internal inductive kick-back clamp diode. The relay coil may be connected to negative supply voltages ranging from ground to V_{BAT} . Control input C4 activates the test relay driver. Control inputs C1, C2 and C3 are used to operate the ring relay.

Control Inputs

Overview

The PBL 3799 SLIC has four TTL compatible control inputs, C1 through C4. A decoder in the SLIC interprets the control input logic conditions and sets up the commanded operating state. C1 through C3 allow for eight operating states. The C4 control input acts directly on the test relay driver.

The control inputs interface with programmable CODEC/filters, e.g. SLAC, SiCoFi, Combo II without any interface

components. Via serial I/O ports on the programmable CODEC/filter devices a micro processor can communicate with the SLIC. In designs utilizing conventional CODEC/filters without control latches, the line card logic must contain the necessary latches for inputs C1 through C4.

Table 1 contains a summary description of the Control Inputs.

Test Relay Control (C4)

With C4 set to logic low level the test relay driver (TESTRLY, pin 7/5) is activated. The active driver can source up to 80 mA from the V_{CC} supply. C4 set to logic high level causes the relay driver to be de-energized. The test relay driver is controlled exclusively by C4 and is independent of the C1, C2 and C3 logic levels.

Open Circuit State (C3, C2, C1 = 0, 0, 0)

In the Open Circuit State both the TIPX (pin 42/27) and RINGX (pin 43/28) power amplifiers present a high impedance to the line. The loop current and ground key detectors are not active in this state.

Ringling State (C3, C2, C1 = 0, 0, 1)

The ring relay driver (RINGRLY, pin 6/4) is activated and the ring trip comparator is connected to the detector output (DET, pin 20/13). The TIPX (pin 42/27) and RINGX (pin 43/28) terminals are in the high impedance state and signal transmission is inhibited.

Active State (C3, C2, C1 = 0, 1, 0)

TIPX (pin 42/27) is the terminal closest to ground potential and sources loop current, while RINGX (pin 43/28) is the more negative terminal and sinks loop current. Signal transmission is normal and the loop current or ground key detector is gated to the DET (pin 20/13) output according to enable input E1 logic state.

Stand-by State (C3, C2, C1 = 0, 1, 1)

In the stand-by state the short circuit loop current is limited to a maximum of $I_{LShSb} = 130 / (R_{DC1} + R_{DC2})$. Loop current limiting starts to take effect for currents larger than the threshold value $I_{LLmSb} = 105 / (R_{DC1} + R_{DC2})$. For loop currents less than I_{LLmSb} , battery feed is identical to the Active state loop feed. The loop current or ground key detector is connected to the DET output in accordance with the E1 (pin 17/12) input logic state.

State #	C4 Note 1	C3	C2	C1	Operating State	Active detector Note 2
1	X	0	0	0	Open circuit	None
2	X	0	0	1	Ringling	Ring trip comparator
3	X	0	1	0	Active	Loop current or ground key
4	X	0	1	1	Stand-by	Loop current or ground key
5	X	1	0	0	Tip open	Loop current or ground key
6	X	1	0	1	Reserved	None
7	X	1	1	0	Active polarity reversal	Loop current or ground key
8	X	1	1	1	Stand-by polarity reversal	Loop current or ground key

Notes

- Control input C4 logic state (X) affects only the test relay driver and does not change the SLIC operating state. C4 at logic low level activates the test relay driver. C4 at logic high level turns the test relay driver off.
- Enable input E1 must be set to select between loop current and ground key detector.

Table 1. PBL 3799 operating states.

Enable state #	E0 Note 1	E1	DET output state	Active detector
1	0	X	High impedance	None
2	1	0	Active	Loop current or ringtrip. Note 2
3	1	1	Active	Ground key

Notes

- Enable input E0 is available only on the 44-pin surface mount package option.
- The loop current detector or the ring trip comparator is selected via C3, C2, C1 (state # 2 selects the ringtrip comparator)

Table 2. Enable inputs E0 and E1.

T-75-11-17

TIPX Open Circuit State (C3, C2, C1 = 1, 0, 0)

The TIPX (pin 42/27) power amplifier presents a high impedance to the line. The RINGX (pin 43/28) terminal is active and sinks current. The loop current detector is connected to the DET output for enable input E1 = 0. The detection threshold for the on-hook to off-hook transition is $I_{LTHOIT0} = (1.55 \cdot 600) / R_D$. For E1 = 1 the ground key detector is connected to the DET output.

Reserved State (C3, C2, C1 = 1, 0, 1)

This state has no assigned function.

Active Polarity Reversal State (C3, C2, C1 = 1, 1, 0)

TIPX and RINGX polarity is reversed from the Active State: RINGX is the terminal closest to ground and sources loop current while TIPX is the more negative terminal and sinks current. Polarity reversal transition time is 4 msec. The loop current or ground key detector is connected to the DET output in accordance with the E1 input logic state. Signal transmission is normal.

Stand-by Polarity Reversal State (C3, C2, C1 = 1, 1, 1)

Polarity Reversal as described under state C3, C2, C1 = 1, 1, 0 and Stand-by as described under state C3, C2, C1 = 0, 1, 1.

Enable Inputs

The 44-pin surface mount package version of the PBL 3799 SLIC has two TTL compatible enable inputs, E0 (pin 19) and E1 (pin 17). The 28 pin dual-in-line package version of the PBL 3799 has one enable input, E1 (pin 12).

E0 sets the DET output to active state, when at logic high level and to high impedance state when at logic low level. E1 selects the loop current detector to be gated to the DET output, when at logic low level and the ground key detector when at logic high level.

Table 2 summarizes the above description of the Enable Inputs.

Overvoltage Protection

The PBL 3799 SLIC must be protected against overvoltages and power crosses. Refer to Maximum Ratings, TIPX and RINGX terminals for maximum allowable continuous and transient voltages that may be applied to the SLIC. The circuit shown in figure 12 utilizes series resistors and diodes together with a clamping device to protect against high voltage transients.

Diodes D₂ and D₃ clamp positive transients directly to ground. These two diodes are reverse biased by the normal, negative tip and ring operating voltages.

Diodes D₄ and D₅ clamp negative transients to ground via a device, which is not conducting when exposed to the normal, negative tip and ring operating voltages, but will conduct when exposed to negative transient voltages. This device is necessary since D₄ and D₅ would conduct due to normal tip and ring operating voltages, were they to be directly connected to ground. A zener diode type device (e.g. General Semiconductor Transzorb) is suitable for lower energy transients and an SCR type device (e.g. RCA Surgector) is suitable for higher energy transients due to its voltage foldback characteristic. In applications requiring protection only against low energy transients it is acceptable to connect the anodes of D₄ and D₅ directly to the V_{Bat} supply rail, thus eliminating the need for a device to block normal operating voltages.

The fuse resistors R_F serve the dual purpose of being non-destructing energy dissipators, when transients are clamped and of being fuses, when the line is exposed to a power cross. Ericsson Components AB offers a series of thick film resistors (e.g. PBR 5067) designed for this application.

Over-temperature protection

A ring lead to ground short circuit fault condition, as well as other improper operating modes, may cause excessive SLIC power dissipation. If junction temperature increases beyond 140 °C, the temperature guard will trigger, causing the SLIC to be set to a high impedance state. In this high impedance state power dissipation is reduced and the junction temperature will return to a safe value. Once below 130 °C junction temperature the SLIC is returned back to its normal

operating mode and will remain in that state assuming the fault condition has been removed.

Power-up sequence

The voltage at pin V_{Bat} (pin 7) sets the substrate voltage, which must at all times be kept more negative than the voltage at any other terminal. This is to maintain correct junction isolation between devices on the chip. To prevent possible latch-up, the correct power-up sequence is to connect ground and V_{Bat}, then other supply voltages and signal leads. A diode with a 2 A current rating, connected with its cathode to V_{EE} and anode to V_{Bat}, ensures the presence of the most negative supply voltage at the V_{Bat} pin, should the V_{Bat} supply voltage be absent.

The V_{Bat} voltage should not be applied at a faster rate than $dV_{Bat}/dt = 4$ V/ μ sec, e.g. a time constant formed by a 5.1 ohm resistor in series with the V_{Bat} pin and a 0.47 microfarad capacitor from the V_{Bat} pin to ground. One resistor may be shared by several SLICs.

Printed Circuit Board Lay-out

Care in PCB lay-out is essential for proper function. The components connecting to the RSN input (pin 19) should be placed in close proximity to that pin, such that no interference is injected into the RSN terminal. A ground plane surrounding the RSN pin is advisable. The C_{HP} capacitor should be placed close to terminals HPT and HPR to avoid unwanted disturbances.

The switch mode regulator components must be located near the pins to which they connect. It is particularly important that the catch diode and the inductor are connected via shortest possible trace lengths.

Ground terminals GND1 and GND2 should be connected via a direct PCB trace at the device location.

Ordering Information

Package	Temp. Range	Part No.
Ceramic DIP	0 to 70°C	PBL 3799J
CLCC	0 to 70°C	PBL 3799QC