

**BINARY UP/DOWN COUNTER****FEATURES**

- Output capability: standard
- $I_{CC}$  category: MSI

**GENERAL DESCRIPTION**

The 74HC/HCT4516 are high-speed Si-gate CMOS devices and are pin compatible with the "4516" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4516 are edge-triggered synchronous up/down 4-bit binary counters with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (CE), an asynchronous active HIGH parallel load input (PL), four parallel inputs ( $D_0$  to  $D_3$ ), four parallel outputs ( $Q_0$  to  $Q_3$ ), an active LOW terminal count output (TC), and an overriding asynchronous master reset input (MR).

Information on  $D_0$  to  $D_3$  is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. When PL and CE are LOW, the counter changes on the LOW-to-HIGH transition of CP. UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, TC is LOW when  $Q_0$  to  $Q_3$  are HIGH and CE is LOW. When counting down, TC is LOW when  $Q_0$  to  $Q_3$  and CE are LOW. A HIGH on MR resets the counter ( $Q_0$  to  $Q_3$  = LOW) independent of all other input conditions.

Logic equation for terminal count:

$$TC = \overline{CE} \cdot \{(UP/\overline{DN}) \cdot Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 + (UP/\overline{DN}) \cdot \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3\}$$

| SYMBOL            | PARAMETER                                 | CONDITIONS                                      | TYPICAL |     | UNIT |
|-------------------|---|---|---------|-----|------|
|                   |   |   | HC      | HCT |      |
| $t_{PHL}/t_{PLH}$ | propagation delay CP to $Q_n$             | $C_L = 15 \text{ pF}$<br>$V_{CC} = 5 \text{ V}$ | 19      | 19  | ns   |
| $f_{max}$         | maximum clock frequency                   |   | 45      | 57  | MHz  |
| $C_I$             | input capacitance                         |   | 3.5     | 3.5 | pF   |
| $CPD$             | power dissipation capacitance per package | notes 1 and 2                                   | 59      | 61  | pF   |

$GND = 0 \text{ V}$ ;  $T_{amb} = 25^\circ \text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

**Notes**

1.  $CPD$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = CPD \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$C_L$  = output load capacitance in pF

$f_o$  = output frequency in MHz

$V_{CC}$  = supply voltage in V

$\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$

**PACKAGE OUTLINES**

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

**PIN DESCRIPTION**

| PIN NO.      | SYMBOL          | NAME AND FUNCTION                             |
|--------------|-----------------|---|
| 1            | PL              | parallel load input (active HIGH)             |
| 4, 12, 13, 3 | $D_0$ to $D_3$  | parallel inputs                               |
| 5            | $\overline{CE}$ | count enable input (active LOW)               |
| 6, 11, 14, 2 | $Q_0$ to $Q_3$  | parallel outputs                              |
| 7            | TC              | terminal count output (active LOW)            |
| 8            | GND             | ground (0 V)                                  |
| 9            | MR              | asynchronous master reset input (active HIGH) |
| 10           | UP/DN           | up/down control input                         |
| 15           | CP              | clock input (LOW-to-HIGH, edge-triggered)     |
| 16           | $V_{CC}$        | positive supply voltage                       |




Fig. 1 Pin configuration.





Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

## FUNCTION TABLE

| MR | PL | UP/DN | CE | CP | MODE          |
|----|----|-------|----|----|---------------|
| L  | H  | X     | X  | X  | parallel load |
| L  | L  | X     | H  | X  | no change     |
| L  | L  | L     | L  | ↑  | count down    |
| L  | L  | H     | L  | ↑  | count up      |
| H  | X  | X     | X  | X  | reset         |

H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition




Fig. 5 Timing diagram.




Fig. 6 Logic diagram.

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard  
I<sub>CC</sub> category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                                  | PARAMETER                                 | T <sub>amb</sub> (°C) |                 |      |                 |      |                 |      | UNIT | TEST CONDITIONS      |           |  |  |  |
|---|---|-----------------------|-----------------|------|-----------------|------|-----------------|------|------|----------------------|-----------|--|--|--|
|   |   | 74HC                  |                 |      |                 |      |                 |      |      | V <sub>CC</sub><br>V | WAVEFORMS |  |  |  |
|   |   | +25                   |                 |      | −40 to +85      |      | −40 to +125     |      |      |                      |           |  |  |  |
|   |   | min.                  | typ.            | max. | min.            | max. | min.            | max. |      |                      |           |  |  |  |
| t <sub>PHL</sub> /<br>t <sub>PPLH</sub> | propagation delay<br>CP to Q <sub>n</sub> | 72<br>26<br>21        | 220<br>44<br>37 |      | 275<br>55<br>47 |      | 330<br>66<br>56 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 7    |  |  |  |
| t <sub>PHL</sub>                        | propagation delay<br>MR to Q <sub>n</sub> | 69<br>25<br>20        | 210<br>42<br>36 |      | 265<br>53<br>45 |      | 315<br>63<br>54 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 10   |  |  |  |
| t <sub>PPLH</sub> /<br>t <sub>PHL</sub> | propagation delay<br>PL to Q <sub>n</sub> | 83<br>30<br>24        | 250<br>50<br>43 |      | 315<br>63<br>54 |      | 375<br>75<br>64 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 9    |  |  |  |
| t <sub>PHL</sub> /<br>t <sub>PPLH</sub> | propagation delay<br>CP to T̄C            | 74<br>27<br>22        | 260<br>52<br>44 |      | 325<br>65<br>55 |      | 395<br>78<br>66 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 7    |  |  |  |
| t <sub>PHL</sub> /<br>t <sub>PPLH</sub> | propagation delay<br>CE to T̄C            | 36<br>13<br>10        | 125<br>25<br>21 |      | 155<br>31<br>26 |      | 190<br>38<br>32 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 8    |  |  |  |
| t <sub>PPLH</sub>                       | propagation delay<br>MR to T̄C            | 69<br>25<br>20        | 235<br>47<br>40 |      | 295<br>59<br>50 |      | 355<br>71<br>60 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 10   |  |  |  |
| t <sub>PPLH</sub> /<br>t <sub>PHL</sub> | propagation delay<br>PL to TC             | 91<br>33<br>26        | 300<br>60<br>51 |      | 375<br>75<br>64 |      | 450<br>90<br>77 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 9    |  |  |  |
| t <sub>TLH</sub> /<br>t <sub>TTHL</sub> | output transition time                    | 19<br>7<br>6          | 75<br>15<br>13  |      | 95<br>19<br>16  |      | 110<br>22<br>19 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 9    |  |  |  |
| t <sub>W</sub>                          | clock pulse width CP, CE<br>HIGH or LOW   | 80<br>16<br>14        | 25<br>9<br>7    |      | 100<br>20<br>17 |      | 120<br>24<br>20 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 7    |  |  |  |
| t <sub>W</sub>                          | parallel load pulse width<br>HIGH         | 80<br>16<br>14        | 28<br>10<br>8   |      | 100<br>20<br>17 |      | 120<br>24<br>20 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 10   |  |  |  |
| t <sub>W</sub>                          | master rest pulse width<br>HIGH           | 80<br>16<br>14        | 19<br>7<br>6    |      | 100<br>20<br>17 |      | 120<br>24<br>20 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 10   |  |  |  |
| t <sub>rem</sub>                        | removal time<br>MR to CP                  | 80<br>16<br>14        | 28<br>10<br>8   |      | 100<br>20<br>17 |      | 120<br>24<br>20 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 10   |  |  |  |
| t <sub>rem</sub>                        | removal time<br>PL to CP                  | 80<br>16<br>14        | 25<br>9<br>7    |      | 100<br>20<br>17 |      | 120<br>24<br>20 |      | ns   | 2.0<br>4.5<br>6.0    | Fig. 10   |  |  |  |

## AC CHARACTERISTICS FOR 74HC (Cont'd)

| SYMBOL           | PARAMETER                           | T <sub>amb</sub> (°C) |                 |      |                 |      |                 | UNIT | TEST CONDITIONS      |                   |         |  |
|------------------|-------------------------------------|-----------------------|-----------------|------|-----------------|------|-----------------|------|----------------------|-------------------|---------|--|
|                  |                                     | 74HC                  |                 |      |                 |      |                 |      | V <sub>CC</sub><br>V | WAVEFORMS         |         |  |
|                  |                                     | +25                   |                 |      | −40 to +85      |      | −40 to +125     |      |                      |                   |         |  |
|                  |                                     | min.                  | typ.            | max. | min.            | max. | min.            | max. |                      |                   |         |  |
| t <sub>su</sub>  | set-up time<br>UP/DN to CP          | 100<br>20<br>17       | 30<br>11<br>9   |      | 125<br>25<br>21 |      | 150<br>30<br>26 |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 8  |  |
| t <sub>su</sub>  | set-up time<br>CE to CP             | 100<br>20<br>17       | 19<br>7<br>6    |      | 125<br>25<br>21 |      | 150<br>30<br>26 |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 8  |  |
| t <sub>su</sub>  | set-up time<br>D <sub>n</sub> to PL | 100<br>20<br>17       | 17<br>6<br>5    |      | 125<br>25<br>21 |      | 150<br>30<br>26 |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 11 |  |
| t <sub>h</sub>   | hold time<br>CE to CP               | 5<br>5<br>5           | 0<br>0<br>0     |      | 5<br>5<br>5     |      | 5<br>5<br>5     |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 8  |  |
| t <sub>h</sub>   | hold time<br>D <sub>n</sub> to PL   | 3<br>3<br>3           | −6<br>−2<br>−2  |      | 3<br>3<br>3     |      | 3<br>3<br>3     |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 11 |  |
| t <sub>h</sub>   | hold time<br>UP/DN to CP            | 0<br>0<br>0           | −19<br>−7<br>−6 |      | 0<br>0<br>0     |      | 0<br>0<br>0     |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 8  |  |
| f <sub>max</sub> | maximum clock pulse<br>frequency    | 6.0<br>30<br>35       | 16<br>49<br>58  |      | 4.8<br>24<br>28 |      | 4.0<br>20<br>24 |      | MHz                  | 2.0<br>4.5<br>6.0 | Fig. 7  |  |

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT          | UNIT LOAD COEFFICIENT |
|----------------|-----------------------|
| D <sub>n</sub> | 0.75                  |
| PL, CE         | 1.00                  |
| UP/DN          | 1.00                  |
| CP             | 1.25                  |
| MR             | 1.50                  |

AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL            | PARAMETER                               | $T_{amb}$ (°C) |      |      |            |      |             | UNIT | TEST CONDITIONS      |             |  |  |
|-------------------|---|----------------|------|------|------------|------|-------------|------|----------------------|-------------|--|--|
|                   |   | 74HCT          |      |      |            |      |             |      | V <sub>CC</sub><br>V | WAVEFORMS   |  |  |
|                   |   | +25            |      |      | −40 to +85 |      | −40 to +125 |      |                      |             |  |  |
|                   |   | min.           | typ. | max. | min.       | max. | min.        | max. |                      |             |  |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>CP to $Q_n$        |                | 28   | 50   |            | 63   |             | 75   | ns                   | 4.5 Fig. 7  |  |  |
| $t_{PHL}$         | propagation delay<br>MR to $Q_n$        |                | 24   | 42   |            | 53   |             | 63   | ns                   | 4.5 Fig. 10 |  |  |
| $t_{PLH}/t_{PHL}$ | propagation delay<br>PL to $Q_n$        |                | 32   | 53   |            | 66   |             | 80   | ns                   | 4.5 Fig. 9  |  |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>CP to $\bar{T}C$   |                | 29   | 58   |            | 73   |             | 87   | ns                   | 4.5 Fig. 7  |  |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>CE to $\bar{T}C$   |                | 18   | 31   |            | 39   |             | 47   | ns                   | 4.5 Fig. 8  |  |  |
| $t_{PLH}$         | propagation delay<br>MR to $\bar{T}C$   |                | 31   | 50   |            | 63   |             | 75   | ns                   | 4.5 Fig. 10 |  |  |
| $t_{PLH}/t_{PHL}$ | propagation delay<br>PL to $\bar{T}C$   |                | 34   | 68   |            | 85   |             | 102  | ns                   | 4.5 Fig. 9  |  |  |
| $t_{TLH}/t_{THL}$ | output transition time                  |                | 7    | 15   |            | 19   |             | 22   | ns                   | 4.5 Fig. 9  |  |  |
| $t_W$             | clock pulse width CP, CE<br>HIGH or LOW | 16             | 9    |      | 20         |      | 24          |      | ns                   | 4.5 Fig. 7  |  |  |
| $t_W$             | parallel load pulse width<br>HIGH       | 16             | 8    |      | 20         |      | 24          |      | ns                   | 4.5 Fig. 10 |  |  |
| $t_W$             | master rest pulse width<br>HIGH         | 20             | 5    |      | 25         |      | 30          |      | ns                   | 4.5 Fig. 10 |  |  |
| $t_{rem}$         | removal time<br>MR to CP                | 23             | 14   |      | 29         |      | 35          |      | ns                   | 4.5 Fig. 10 |  |  |
| $t_{rem}$         | removal time<br>PL to CP                | 17             | 10   |      | 21         |      | 26          |      | ns                   | 4.5 Fig. 10 |  |  |
| $t_{su}$          | set-up time<br>UP/DN to CP              | 20             | 11   |      | 25         |      | 30          |      | ns                   | 4.5 Fig. 8  |  |  |
| $t_{su}$          | set-up time<br>$\bar{CE}$ to CP         | 20             | 9    |      | 25         |      | 30          |      | ns                   | 4.5 Fig. 8  |  |  |
| $t_{su}$          | set-up time<br>$D_n$ to PL              | 20             | 9    |      | 25         |      | 30          |      | ns                   | 4.5 Fig. 11 |  |  |
| $t_h$             | hold time<br>$\bar{CE}$ to CP           | 10             | 9    |      | 13         |      | 15          |      | ns                   | 4.5 Fig. 8  |  |  |
| $t_h$             | hold time<br>$D_n$ to PL                | 5              | −6   |      | 5          |      | 5           |      | ns                   | 4.5 Fig. 11 |  |  |
| $t_h$             | hold time<br>UP/DN to CP                | 0              | −5   |      | 0          |      | 0           |      | ns                   | 4.5 Fig. 8  |  |  |
| $f_{max}$         | maximum clock pulse<br>frequency        | 30             | 52   |      | 24         |      | 20          |      | MHz                  | 4.5 Fig. 7  |  |  |

## AC WAVEFORMS




Fig. 7 Waveforms showing the clock (CP) to output ( $Q_n$ ) and terminal count (TC) propagation delays, the clock pulse width and the maximum clock pulse frequency.




Fig. 8 Waveforms showing the set-up and hold times from count enable (CE) and up/down (UP/DN) control inputs to the clock pulse (CP), the propagation delays from UP/DN, CE to TC.




Fig. 9 Waveforms showing the preset enable pulse width, preset enable to output delays and output transition times.




Fig. 10 Waveforms showing the master reset pulse, master reset to terminal count and  $Q_n$  delay and master reset to clock removal time.




Fig. 11 Waveforms showing the data set-up and hold times to parallel load (PL).

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND}$  to  $V_{CC}$ .  
HCT:  $V_M = 1.3\text{ V}$ ;  $V_I = \text{GND}$  to  $3\text{ V}$ .

## APPLICATION INFORMATION




Fig. 12 Cascading counter packages (parallel clocking).

## Note to Fig. 12

Terminal count ( $\overline{TC}$ ) lines at the 2nd 3rd etc. Stages may have a negative-going glitch pulse resulting from differential delays of different 4516s. These negative-going glitches do not affect proper 4516 operation. However, if the terminal count signals are used to trigger other edge-sensitive logic devices, such as flip-flops or counters, the terminal count signals should be gated with the clock signal using a 2-input OR gate such as HC/HCT32.






Fig. 13 Cascading counter packages (ripple clocking).

## Note to Fig. 13

Ripple clocking mode: the UP/ $\overline{DN}$  control can be changed at any count. The only restriction on changing the UP/ $\overline{DN}$  control is that the clock input to the first counting stage must be "HIGH". For cascading counters operating in a fixed up-count or down-count mode, the OR gates are not required between stages and  $\overline{TC}$  is connected directly to the CP input of the next stage with  $\overline{CE}$  grounded.



| parallel inputs |                |                |                | count-up<br>n | count-down<br>n |
|-----------------|----------------|----------------|----------------|---------------|-----------------|
| D <sub>3</sub>  | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |               |                 |
| 0               | 0              | 0              | 0              | 15            | *               |
| 0               | 0              | 0              | 1              | 14            | 1               |
| 0               | 0              | 1              | 0              | 13            | 2               |
| 0               | 0              | 1              | 1              | 12            | 3               |
| 0               | 1              | 0              | 0              | 11            | 4               |
| 0               | 1              | 0              | 1              | 10            | 5               |
| 0               | 1              | 1              | 0              | 9             | 6               |
| 0               | 1              | 1              | 1              | 8             | 7               |
| 1               | 0              | 0              | 0              | 7             | 8               |
| 1               | 0              | 0              | 1              | 6             | 9               |
| 1               | 0              | 1              | 0              | 5             | 10              |
| 1               | 0              | 1              | 1              | 4             | 11              |
| 1               | 1              | 0              | 0              | 3             | 12              |
| 1               | 1              | 0              | 1              | 2             | 13              |
| 1               | 1              | 1              | 0              | 1             | 14              |
| 1               | 1              | 1              | 1              | *             | 15              |

\* no count; f<sub>out</sub> is HIGH.