## 40MX and 42MX FPGA Families

## Features

## High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/0 Pins


## High Performance

- 5.6 ns Clock-to-Out
- 250 MHz Performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35 -Bit Address Decode


## HiRel Features

- Commercial, Industrial, and Military Temperature Plastic Packages
- Commercial, Military Temperature and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD


## Ease of Integration

- Mixed Voltage 0peration (5.0V or 3.3V I/0)
- Synthesis-Friendly Architecture to Support ASIC Design Methodologies
- Up to $100 \%$ Resource Utilization and $100 \%$ Pin Fixing
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
- 5.0 V and 3.3V Programmable PCI-Compliant I/0

Product Profile

| Device | A40MX02 | A40MX04 | A42MX09 | A42MX16 | A42MX24 | A42MX36 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacity |  |  |  |  |  |  |
| System Gates | 3,000 | 6,000 | 14,000 | 24,000 | 36,000 | 54,000 |
| SRAM Bits | N/A | N/A | N/A | N/A | N/A | 2,560 |
| Logic Modules |  |  |  |  |  |  |
| Sequential | - | - | 348 | 624 | 954 | 1,230 |
| Combinatorial | 295 | 547 | 336 | 608 | 912 | 1,184 |
| Decode | - | - | N/A | N/A | 24 | 24 |
| Clock-to-Out | 9.5 ns | 9.5 ns | 5.6 ns | 6.1 ns | 6.1 ns | 6.3 ns |
| SRAM Modules (64x4 or 32x8) | N/A | N/A | N/A | N/A | N/A | 10 |
| Dedicated Flip-Flops | - | - | 348 | 624 | 954 | 1,230 |
| Maximum Flip-Flops | 147 | 273 | 516 | 928 | 1,410 | 1,822 |
| Clocks | 1 | 1 | 2 | 2 | 2 | 6 |
| User I/O (Maximum) | 57 | 69 | 104 | 140 | 176 | 202 |
| PCI | No | No | No | No | Yes | Yes |
| Boundary Scan Test (BST) | No | No | No | No | Yes | Yes |
| Packages (by pin count) |  |  |  |  |  |  |
| PLCC | 44, 68 | 44, 68, 84 | 84 | 84 | 84 | - |
| PQFP | 100 | 100 | 100, 160 | 100, 160, 208 | 160, 208 | 208, 240 |
| VQFP | 80 | 80 | 100 | 100 | - | - |
| TQFP | - | - | 176 | 176 | 176 | - |
| CQFP | - | - | - | - | - | 208, 256 |
| PBGA | - | - | - | - | - | 272 |

## General Description

Actel's 40MX and 42MX families provide a high-performance, single-chip solution for shortening the system design and development cycle, offering a cost-effective alternative to ASICs. The 40MX and 42MX devices are excellent choices for integrating logic that is currently implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.
The MX device architecture is based on Actel's patented antifuse technology implemented in a $0.45 \mu$ triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the synthesis-friendly MX devices provide performance up to 250 MHz , are live on power-up, and require up to five times lower stand-by power consumption than any other FPGA device. Actel's MX FPGAs provide up to 202 user I/0s and are available in a wide variety of packages and speed grades.
Actel's 42 MX devices also feature MultiPlex I/0s, which support mixed voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0 V and 3.3 V , and provide a low-power mode.
The MX PCI-Compliant devices are fully compliant with the PCI Local Bus Specification (version 2.1). They deliver 200

MHz on-chip operation and 6.1 ns clock-to-output performance with capacities spanning from 36,000 to 54,000 system gates. MX devices comply 100 percent to the electrical and timing specifications detailed in the PCI specification. However, as with all programmable logic devices, the performance of the final product depends upon the user's design and optimization techniques.
The MX24 and MX36 devices also include system-level features such as IEEE Standard 1149.1 (JTAG) Boudary Scan Testing, dual-port SRAM, and fast wide-decode modules. The A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The large number of storage elements can efficiently address applications requiring wide datapath manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.
All products in the 40 MX and 42 MX families are available 100 percent tested over the military temperature range. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin compatible.

## Ordering Information



## Product Plan

|  | Speed Grade ${ }^{1}$ |  |  |  |  |  | Application |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std | -1 | -2 | -3 | - $\mathbf{F}^{2}$ | ${ }^{2}$ | C |  | 1 | M | B |
| A40MX02 Device |  |  |  |  |  |  |  |  |  |  |  |
| 44-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 68-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 80-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| A40MX04 Device |  |  |  |  |  |  |  |  |  |  |  |
| 44-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | $\checkmark$ | / | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 68-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 80-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| A42MX09 Device |  |  |  |  |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $v$ | $\checkmark$ | $\checkmark$ | $v$ | $v$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ | $v$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 160-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 176-Pin Thin Plastic Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| A42MX16 Device |  |  |  |  |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | / | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 160-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 176-Pin Thin Plastic Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| A42MX24 Device |  |  |  |  |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | $\checkmark$ | / | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 160-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 176-Pin Thin Plastic Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| A42MX36 Device |  |  |  |  |  |  |  |  |  |  |  |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 240-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | , | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 272-Pin Plastic Ball Grid Array (PBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | - |
| 208-Pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - |  | $\checkmark$ |  | - | $\nu^{3}$ | $\nu^{3}$ |
| 256-Pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - |  | $\checkmark$ |  | - | $\nu^{3}$ | $\nu^{3}$ |
| Contact your Actel sales representative for product availability. |  |  |  |  |  |  |  |  |  |  |  |
| Applications: $\quad C=$ Commercial Availability: $\boldsymbol{\checkmark}=$ Available <br> Standard $I=$ Industrial $\quad P=$ Planned <br> Standard $M=$ Military <br> - = Not Planned <br> Standard <br> Standard |  |  | *Speed Grade: $\begin{aligned} &-1 \\ &-2 \\ &-3 \\ &-F\end{aligned}$ |  |  |  | $\begin{aligned} & -1=\text { Approx. } \\ & -2=\text { Approx. } \end{aligned}$ | 15\% faster |  | than |  |
|  |  |  | 25\% | faster | than |  |  |
|  |  |  |  | 35\% |  | than |  |
|  |  |  |  | 40\% | slower | than |  |
|  |  |  |  |  |  |  |  |  |  |  |  |

## Development Tool Support

The MX devices are fully supported by Actel's line of FPGA development tools, including the Actel DeskTOP series and Designer Series tools. The Actel DeskTOP series is an integrated design environment for PCs that includes design entry, simulation, synthesis, and place-and-route tools. Designer Series, Actel's suite of FPGA development point tools for PCs and Workstations, includes the ACTgen Macro Builder, timing-driven place-and-route and analysis tools, and device programming software.
In addition, the MX devices contain ActionProbe circuitry that provides built-in access to every node in a design,
enabling 100 percent real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy-to-use integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to only a few seconds.

## Plastic Device Resources

| Device | User I/Os |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PLCC } \\ & \text { 44-Pin } \end{aligned}$ | $\begin{aligned} & \text { PLCC } \\ & \text { 68-Pin } \end{aligned}$ | $\begin{aligned} & \text { PLCC } \\ & 84-\mathrm{Pin} \end{aligned}$ | $\begin{gathered} \text { PQFP } \\ \text { 100-Pin } \end{gathered}$ | $\begin{gathered} \text { PQFP } \\ \text { 160-Pin } \end{gathered}$ | $\begin{gathered} \hline \text { PQFP } \\ \text { 208-Pin } \end{gathered}$ | $\begin{gathered} \text { PQFP } \\ \text { 240-Pin } \end{gathered}$ | VQFP <br> 80-Pin | VQFP 100-Pin | $\begin{gathered} \text { TQFP } \\ \text { 176-Pin } \end{gathered}$ | $\begin{array}{c\|} \hline \text { PBGA } \\ \text { 272-Pin } \end{array}$ |
| A40MX02 | 34 | 57 | - | 57 | - | - | - | 57 | - | - | - |
| A40MX04 | 34 | 57 | 69 | 69 | - | - | - | 69 | - | - | - |
| A42MX09 | - | - | 72 | 83 | 101 | - | - | - | 83 | 104 | - |
| A42MX16 | - | - | 72 | 83 | 125 | 140 | - | - | 83 | 140 | - |
| A42MX24 | - | - | 72 | - | 125 | 176 | - | - | - | 150 | - |
| A42MX36 | - | - | - | - | - | 176 | 202 | - | - | - | 202 |

Package Definitions (Contact your Actel sales representative for product availability.)
PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA $=$ Plastic Ball Grid Array

## Ceramic Device Resources

| Device | User I/Os |  |
| :---: | :---: | :---: |
|  | CQFP <br> 208-Pin | CQFP <br> 256-Pin |
|  | 176 | 202 |

Package Definitions (Contact your Actel sales representative for product availability.)
CQFP = Ceramic Quad Flat Pack

## Power Requirements

## 40MX

The 40MX FPGAs will operate in 5.0 V -only systems or 3.3 V -only systems.

| $\mathbf{V}_{\text {CC }}$ | Input | Output |
| :--- | :--- | :--- |
| 5.0 V | 5.0 V | 5.0 V |
| 3.3 V | 3.3 V | 3.3 V |

## 42MX

The 42MX FPGAs will operate in 5.0 V -only systems, 3.3 V -only systems, or mixed $5.0 \mathrm{~V} / 3.3 \mathrm{~V}$ systems.

| $\mathbf{V}_{\text {CCA }}$ | $\mathbf{V}_{\text {CCI }}$ | Input | Output |
| :--- | :--- | :--- | :--- |
| 5.0 V | 5.0 V | 5.0 V | 5.0 V |
| 3.3 V | 3.3 V | 3.3 V | 3.3 V |
| 5.0 V | 3.3 V | $3.3 \mathrm{~V}, 5.0 \mathrm{~V}$ | 3.3 V |

## Mixed Voltage Power Up and Power Down

When powering up the device in the mixed voltage mode ( $\mathrm{V}_{\mathrm{CCA}}=5.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CCI}}=3.3 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CCA}}$ must be greater than or equal to $V_{\text {CCI }}$ throughout the power-up sequence. If $\mathrm{V}_{\text {CCI }}$ is 0.5 V greater than $\mathrm{V}_{\mathrm{CCA}}$ when both are above 1.5 V , then the $\mathrm{I} / 0 \mathrm{~s}^{\prime}$ input protection junction on the I/0s will be forward biased, causing them to draw large amounts of current. When $V_{\text {CCA }}$ and $V_{\text {CCI }}$ are in the 1.5 V to 2.0 V region and $\mathrm{V}_{\text {CCI }}$ is greater than $\mathrm{V}_{\text {CCA }}$, all I/Os would momentarily behave as outputs that are in a logical high state, and $\mathrm{I}_{\mathrm{CC}}$ rises to high levels. For power down, any sequence with $V_{\text {CCA }}$ and $V_{\text {CCI }}$ can be implemented.

## Low Power Mode

The 42MX devices have a power-saving feature enabled by a special Low Power pin (LP). In this mode, the device consumes very minimal power, with standby current as low as $15 \mu \mathrm{~A}$ (see "Electrical Specifications" on page 13 and 14). All $\mu \mathrm{I} / \mathrm{os}$ are tristated, all input buffers are turned off, and the core of the device is turned off. Since the core is turned off, the state of the registers and the contents of the SRAM are lost. The device enters low power mode 800 ns after the LP pin is set High. It will resume normal operation 200ps after the LP pin is driven to a logic Low.

## MX Architectural Overview

The 40MX and 42MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources, and clock networks, which are the building blocks for designing fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM and wide decode modules. The dual-port SRAM modules are optimized for high-speed datapath functions such as FIFOs, LIFOs, and scratchpad memory. The "Product Profile" on page 1 lists the specific logic resources contained within each device.

## Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources (Figure 1).
The logic module can implement the four basic logic functions (NAND, AND, OR, and NOR) in gates of two, three, or four inputs. Each function may have many versions with different combinations of active LOW inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs, and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array, since latches and flip-flops can be constructed from logic modules wherever needed in the application.


Figure 1-40MX Logic Module

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules), and decode (D-modules).
The C-module, shown in Figure 2, implements the following function:
$\mathrm{Y}=!\mathrm{S} 1 *!\mathrm{S} 0 * \mathrm{D} 00+!\mathrm{S} 1 * \mathrm{~S} 0 * \mathrm{D} 01+\mathrm{S} 1 *!\mathrm{S} 0 * \mathrm{D} 10+\mathrm{S} 1 * \mathrm{~S} 0 * \mathrm{D} 11$
where

$$
\begin{aligned}
& \mathrm{S} 0=\mathrm{A} 0 * \mathrm{~B} 0 \\
& \mathrm{~S} 1=\mathrm{A} 1+\mathrm{B} 1
\end{aligned}
$$

The S-module, shown in Figure 3, is designed to implement high-speed sequential functions within a single logic module. The S-module implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D flip-flop or a transparent latch. To increase flexibility, the S-module register can be bypassed so that it implements purely combinatorial logic.


Figure 2 • C-Module Implementation


Up to 7-Input Function Plus D-Type Flip-Flop with Clear


Up to 4-Input Function Plus Latch with Clear


Up to 8-Input Function Same as C-Module)

Figure $3 \cdot S$-Module Implementation

Some of the 42MX devices contain D-modules, which are arranged around the periphery of the devices. D-modules contain wide-decode circuitry, which provides a fast, wide-input AND function similar to that found in product-term architectures (Figure 4). The D-module allows 42MX devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hard-wired to an output pin, but it can also be fed back into the array to be incorporated into other logic.

## Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256 -bit blocks that can be configured as $32 \times 8$ or $64 \times 4$. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the 42MX dual-port SRAM block is shown in Figure 5.
The 42MX SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities
offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs ( $\mathrm{RD}[7: 0]$ ) which are connected to segmented vertical routing tracks.
The 42MX dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring fast FIFO and LIFO queues. Actel's ACTgen Macro Builder provides the capability to quickly design memory functions, such as FIFOs, LIFOs, and RAM arrays. In addition, unused SRAM blocks can be used to implement registers for other logic within the design.


Figure 4 • D-Module Implementation


Figure 5-42MX Dual-Port SRAM Block

## Multiplex I/O Modules

MultiPlex I/0 supports the most common voltage standards today: pure 5.0 V operation, pure 3.3 V operation, and mixed 3.3 V operation with $5.0 \mathrm{~V} \mathrm{I} / 0$ tolerance for maximum performance. Internal array performance is retained in 3.3 V systems by using complimentary pass gates that operate as fast as they do at 5.0 V at 3.3 V .

MultiPlex I/O includes selectable PCI output drives in certain 42MX devices, enabling 100\% PCI-compliance for both 5.0 V and 3.3 V systems. For low-power systems, MultiPlex I/0 is used to turn off all inputs and outputs to cut current consumption to below $100 \mu \mathrm{~A}$.

The MultiPlex I/0 modules provide the interface between the device pins and the logic array. The top of Figure 6 is a block diagram of the 42MX I/0 module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (Refer to the Macro Library Guide for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bi-directional operation.
All 42MX devices contain flexible I/O structures (Figure 7 on page 9), where each output pin has a dedicated output-enable control. The I/O module can be used to latch input or output data, or both, providing a fast set-up time. In addition, the Actel Designer Series software tools can build a D-type flip-flop using a C-module to register input and output signals. To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed. When the PCI fuse is not programmed, the output drive is standard. (See the bottom portion of Figure 6.)

Actel's Designer Series development tools provide a design library of I/O macrofunctions that can implement all I/0 configurations supported by the MX FPGAs.

## Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/0 modules. These routing tracks are metal interconnects that may be either of continuous length or broken into pieces called segments. Varying segment lengths allows the interconnect of over $90 \%$ of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

## Horizontal Routing

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third at the row length is considered a long horizontal segment. A typical channel is shown in Figure 8 on page 9. Non-dedicated horizontal routing tracks are used to route signal nets; dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks.


Figure 6 - 42MX I/O Module

## Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long, which are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during


## Figure 7 - 40MX I/O Module

routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 8.

## Antifuse Structures

An antifuse is a "normally open" structure as opposed to the normally connected fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. The structure is highly-testable because there are no pre-existing connections; therefore, temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

## Clock Networks

The 40MX devices have one global clock distribution network (CLK). Two low-skew, high-fanout clock distribution networks are provided in each 42MX device. These networks are referred to as CLK0 and CLK1. Each network has a clock module (CLKMOD) that selects the source of the clock signal and may be driven as follows:

- Externally from the CLKA pad
- Externally from the CLKB pad
- Internally from the CLKINTA input
- Internally from the CLKINTB input

The clock modules are located in the top row of $\mathrm{I} / 0$ modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.
The user controls the clock module by selecting one of two clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an
internally-generated clock signal to a clock network. Since both clock networks are identical, it does not matter whether CLK0 or CLK1 is being used. The clock input pads can also be used as normal I/Os, bypassing the clock networks (Figure 9).
The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 10 on page 10). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.


Figure 8 • Routing Structure


Figure 9 •Clock Networks

## Test Circuitry

All devices contain Actel's ActionProbe test circuitry which test and debug a design once it is programmed into a device. Once a device has been programmed, the ActionProbe test circuitry allows the designer to probe any internal node during device operation to aid in debugging a design. In addition, 42MX devices contain IEEE Standard 1149.1 boundary scan test circuitry.

## IEEE Standard 1149.1 Boundary Scan Testing (BST)

IEEE Standard 1149.1 defines a four-pin Test Access Port (TAP) interface for testing integrated circuits in a system. The 42MX family provides five BST pins: Test Data In (TDI), Test Data Out (TDO), Test Clock (TCK), and Test Mode Select Test Reset (TRST) (42MX24A only). Devices are configured in a test "chain" where BST data can be transmitted serially between devices via TD0-to-TDI
interconnections. The TMS and TCK signals are shared among all devices in the test chain so that all components operate in the same state.
The 42MX family implements a subset of the IEEE Standard 1149.1 BST instruction in addition to a private instruction, which allows the use of Actel's ActionProbe facility with BST. Refer to the IEEE Standard 1149.1 specification for detailed information regarding BST.

## Boundary Scan Circuitry

The 42MX boundary scan circuitry consists of a Test Access Port (TAP) controller, test instruction register, a JPROBE register, a bypass register, and a boundary scan register. Figure 11 on page 11 shows a block diagram of the 42MX boundary scan circuitry.

*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

Figure 10 • Quadrant Clock Network


Figure 11 - 42MX IEEE 1149.1 Boundary Scan Circuitry

When a device is operating in BST mode, four I/0 pins are used for the TDI, TDO, TMS, and TCK signals. An active reset (nTRST) pin is not supported; however, the 42MX device contain power-on circuitry that resets the boundary scan circuitry upon power-up. Table 1 summarizes the functions of the IEEE 1149.1 BST signals.

Table 1 - IEEE 1149.1 BST Signals
\(\left.$$
\begin{array}{|lll|}\hline \text { Signal } & \text { Name } & \text { Function } \\
\hline \text { TDI } & \text { Test Data In } & \begin{array}{l}\text { Serial data input for BST } \\
\text { instructions and data. Data is } \\
\text { shifted in on the rising edge of } \\
\text { TCK. }\end{array} \\
\text { TDO } & \begin{array}{l}\text { Test Data } \\
\text { Out }\end{array} & \begin{array}{l}\text { Serial data output for BST } \\
\text { instructions and test data. }\end{array} \\
& \begin{array}{l}\text { Test Mode } \\
\text { Select }\end{array} & \begin{array}{l}\text { Serial data input for BST mode. } \\
\text { Data is shifted in on the rising } \\
\text { edge of TCK. } \\
\text { TCK }\end{array}
$$ <br>

Test Clock\end{array}\right\}\)| Clock signal to shift the BST |
| :--- |
| data into the device. |

## JTAG

All SX-A devices are IEEE 1149.1 (JTAG) compliant. SX-A devices offer superior diagnostic and testing capabilities by providing JTAG and probing capabilites. These functions are controlled through the special JTAG pins in conjunction with the program fuse.

JTAG fuse programmed:

- TCK must be terminated-logical high or low doesn't matter (to avoid floating input)
- TDI, TMS may float or at logical high (internal pull-up is present)
- TDO may float or connect to TDI of another device (it's an output)
JTAG fuse not programmed:
- TCK, TDI, TD0, TMS are user I/0. If not used, they will be configured as tristated output.


## BST Instructions

Boundary scan testing within the 42MX devices is controlled by a Test Access Port (TAP) state machine. The TAP controller drives the three-bit instruction register, a bypass register, and the boundary scan data registers within the device. The TAP controller uses the TMS signal to control the testing of the device. The BST mode is determined by the bitstream entered on the TMS pin. Table 2 describes the test instructions supported by the 42MX devices.

## Reset

The TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

Table 2 • BST Instructions
\(\left.$$
\begin{array}{|lll|}\hline \text { Test Mode } & \text { Code } & \text { Description } \\
\hline \text { EXTEST } & 000 & \begin{array}{l}\text { Allows the external circuitry and } \\
\text { board-level interconnections to } \\
\text { be tested by forcing a test } \\
\text { pattern at the output pins and } \\
\text { capturing test results at the } \\
\text { input pins. } \\
\text { Allows a snapshot of the signals } \\
\text { at the device pins to be } \\
\text { captured and examined during } \\
\text { device operation. }\end{array} \\
\text { SAMPLE/ } & 001 & \begin{array}{l}\text { A private instruction allowing the } \\
\text { user to connect Actel's Micro }\end{array} \\
\text { PRELOAD } & 100 & \begin{array}{l}\text { Probe registers to the test } \\
\text { chain. }\end{array}
$$ <br>
Allows the user to build <br>
application-specific instructions <br>
such as RAM READ and RAM <br>

WRITE.\end{array}\right\}\)| Refer to the IEEE Standard |
| :--- |
| INSTRUCTION |

### 5.0V Operating Conditionsand Mixed 5.0V/3.3V Operating Conditions

## Absolute Maximum Ratings ${ }^{1}$

Free Air Temperature Range

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCA}} /$ DC Supply Voltage -0.5 to +7.0 V <br> $\mathrm{~V}_{\mathrm{CCI}}$    <br> $\mathrm{V}_{\mathrm{I}}$ Input Voltage -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ V <br> $\mathrm{~V}_{\mathrm{O}}$ Output Voltage -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ V <br> $\mathrm{~T}_{\mathrm{STG}}$ Storage Temperature -65 to +150 ${ }^{\circ} \mathrm{C}$ l |  |  |  |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than $V_{C C A}+0.5 \mathrm{~V}$ or less than $G N D-0.5 \mathrm{~V}$, the internal protection diode will be forward-biased and can draw excessive current.

## Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
| :--- | :---: | :---: | :---: | :---: |
| Temperature <br> Range $^{1}$ | 0 to +70 | -40 to +85 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| PowerSupply <br> Tolerance | $\pm 5$ | $\pm 10$ | $\pm 10$ | \% $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{CCI}}$ | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{CCA}}$ | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{CCI}}{ }^{2}$ | 3.14 to 3.47 | 3.0 to 3.6 | 3.0 to 3.6 | V |

## Notes:

1. Ambient temperature $\left(T_{A}\right)$ is used for commercial and industrial; case temperature ( $T_{C}$ ) is used for military.
2. Operating condition for I/Os in mixed voltage mode.

## Electrical Specifications

| Symbol | Parameter | Commercial |  | Commercial '-F' |  | Industrial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | $\begin{aligned} & \left(\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}\right)^{2} \mathrm{TTL} \\ & \left(\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}\right) \mathrm{TTL} \\ & \left(\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}\right) \mathrm{TTL} \end{aligned}$ | 2.4 |  | 2.4 |  |  |  |  |  | V |
|  |  |  |  |  |  |  |  |  |  | V |
|  |  |  |  |  |  | 3.7 |  | 3.7 |  | V |
| $\mathrm{V}_{\mathrm{OL}}{ }^{1}$ | $\begin{aligned} & \left(\mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA}\right)^{2} \mathrm{TTL} \\ & \left(\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}\right) \mathrm{TTL} \end{aligned}$ |  | 0.5 |  | 0.5 |  |  |  |  | V |
|  |  |  |  |  |  |  | 0.40 |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | $\mathrm{V}_{\mathrm{CCI}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{CCI}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{CCI}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{CCI}}+0.3$ | V |
| $\mathrm{I}_{\text {IL }}$ | $\left(\mathrm{V}_{\mathrm{IN}}=0.5\right)$ |  | -10 |  | -10 |  | -10 |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $\left(\mathrm{V}_{\mathrm{IN}}=2.7\right)$ |  | -10 |  | -10 |  | -10 |  | -10 | $\mu \mathrm{A}$ |
| Input Transition Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}{ }^{2}$ |  |  | 500 |  | 500 |  | 500 |  | 500 | ns |
| $\mathrm{C}_{1 \mathrm{O}} \mathrm{I} / \mathrm{O}$ Capacitance ${ }^{2,3}$ |  |  | 10 |  | 10 |  | 10 |  | 10 | pF |
| Standby Current, $\mathrm{ICC}^{4}$ |  |  | Notes 5 \& 6 |  | 25.0 |  | Notes 6 \& 7 |  | 25 | mA |
| $\mathrm{I}_{\mathrm{CC}(\mathrm{D})}$ Dynamic $\mathrm{V}_{\mathrm{CCI}}$ Supply Current |  | See the "Power Dissipation" section on page 18. |  |  |  |  |  |  |  |  |
| Low Power Mode Standby Current |  |  | Note 8 |  | $\mathrm{I}_{\mathrm{CC}}-0.5$ |  | $\mathrm{I}_{\mathrm{CC}}-0.5$ |  | $\mathrm{I}_{\text {cc }}-0.5$ | mA |

## Notes:

1. Only one output tested at a time. $V_{C C I}=\min$.
2. Not tested, for information only.
3. Includes worst-case 84-pin PLCC package capacitance. $V_{\text {OUT }}=0 \mathrm{~V}, f=1 \mathrm{MHz}$.
4. All outputs unloaded. All inputs $=V_{C C I}$ or $G N D . I_{C C}$ limit includes $I_{P P}$ and $I_{S V}$ during normal operation.
5. A40MX02 and A40MX04 $I_{C C}=3 \mathrm{~mA}, ~ A 42 M X 09 I_{C C}=5 \mathrm{~mA}, ~ A 42 M X 16 I_{C C}=6 \mathrm{~mA}$, $A 42 \mathrm{MX24}$, A42MX24A, and A42MX36 $I_{C C}=25 \mathrm{~mA}$.
6. $\quad I_{C C} M a x=2 m A$ is available by special request. Contact your local Actel Sales representative for additional information.
7. A40MX02 and A40MX04 $I_{C C}=10 \mathrm{~mA}, ~ A 42 \mathrm{MX} 09, ~ A 42 \mathrm{MX16}$, A42MX24, A42MX24A, and A42MX36 $I_{C C}=25 \mathrm{~mA}$.
8. In Low Power Mode, A42MX09 $I_{C C}=50 \mu A ; A 42 M X 16, ~ A 42 M X 24$, and A42MX36 $I_{C C}=100 \mu A$. A40MX02 and A40MX04 $=N / A$.

### 3.3V Operating Conditions

## Absolute Maximum Ratings ${ }^{1}$

$\mathbf{V}_{\text {cc }}=\mathbf{V}_{\mathbf{c c A}}$ and $\mathbf{V}_{\text {ccı }}$
Free Air Temperature Range

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IO}}$ | I/O Source Sink <br> Current $^{2}$ | $\pm 20$ | mA |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than $V_{C C}+0.5 \mathrm{~V}$ or less than $G N D-0.5 \mathrm{~V}$, the internal protection diodes will forward-bias and can draw excessive current.

## Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
| :---: | :---: | :---: | :---: | :---: |
| Temperature | 0 to | -40 to | -55 to |  |
| Range ${ }^{1}$ | +70 | +85 | +125 | ${ }^{\circ} \mathrm{C}$ |
| PowerSupply Tolerance | $\pm 5$ | $\pm 10$ | $\pm 10$ | \%V |
| $\mathrm{V}_{\mathrm{CCI}}$ | 3.0 to 3.6 | 3.0 to 3.6 | 3.0 to 3.6 | V |
| $\mathrm{V}_{\text {CCA }}$ | 3.0 to 3.6 | 3.0 to 3.6 | 3.0 to 3.6 | V |

Note:

1. Ambient temperature $\left(T_{A}\right)$ is used for commercial, and industrial; case temperature ( $T_{C}$ ) is used for military.

## Electrical Specifications

| Parameter | Commercial |  | Commercial '-F' |  | Industrial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{1} \quad \frac{\mathrm{l}^{1}}{}$ | 2.15 |  | 2.15 |  | 2.4 |  | 2.4 |  | V |
|  | 2.4 |  | 2.4 |  |  |  |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}{ }^{1} \quad\left(\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}\right)$ |  | 0.4 |  | 0.4 |  | 0.48 |  | 0.48 | V |
| $\mathrm{V}_{\text {IL }}$ | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{I}_{\text {IL }}$ |  | -10 |  | -10 |  | -10 |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ |  | -10 |  | -10 |  | -10 |  | -10 | $\mu \mathrm{A}$ |
| Input Transition Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}{ }^{2}$ |  | 500 |  | 500 |  | 500 |  | 500 | ns |
| $\mathrm{C}_{\text {IO }} \mathrm{I} / \mathrm{O}$ Capacitance ${ }^{2,3}$ |  | 10 |  | 10 |  | 10 |  | 10 | pF |
| Standby Current, $\mathrm{ICC}^{4}$ |  | Notes 5 \& 6 |  | 25 |  | Notes 6 \& 7 |  | 25 | mA |
| $\mathrm{I}_{\mathrm{CC}(\mathrm{D})}$ Dynamic $\mathrm{V}_{\text {CC }}$ Supply Current | See the "Power Dissipation" section on page 18. |  |  |  |  |  |  |  |  |
| Low Power Mode Standby Current |  | Note 8 |  | $\mathrm{I}_{\mathrm{CC}}-5.0$ |  | $\mathrm{I}_{\mathrm{CC}}-5.0$ |  | $\mathrm{I}_{\mathrm{CC}}-5.0$ | mA |

## Notes:

1. Only one output IV curve tested at a time. $V_{C C}=\min$.
2. Not tested, for information only.
3. Includes worst-case 84-pin PLCC package capacitance. $V_{\text {OUT }}=0 \mathrm{~V}, f=1 \mathrm{MHz}$.
4. All outputs unloaded. All inputs $=V_{C C}$ or $G N D$.
5. A40MX02 and A40MX04 $I_{C C}=3 \mathrm{~mA}, ~ A 42 M X 09 I_{C C}=5 \mathrm{~mA}, ~ A 42 M X 16 I_{C C}=6 \mathrm{~mA}$, A42MX24 and A42MX36 $I_{C C}=25 \mathrm{~mA}$.
6. $\quad I_{C C} M a x=1.5 m A$ is available by special request. Contact your Actel Sales representative for additional information.
7. A40MX02 and A40MX04 $I_{C C}=10 \mathrm{~mA}$, A42MX09, A42MX16, A42MX24, and A42MX36 $I_{C C}=25 \mathrm{~mA}$.
8. In Low Power Mode, A42MX09 $I_{C C}=15 \mu A ; A 42 M X 16, ~ A 42 M X 24, ~ A 42 M X 36 I_{C C}=50 \mu A . A 40 M X 02$ and $A 40 M X 04=N / A$.

## Output Drive Characteristics for 5.0V PCI Signaling

MX PCI device I/0 drivers were designed specifically for high-performance PCI systems. Figure 12 on page 17 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

## DC Specification (5.0V PCI Signaling) ${ }^{1}$

| Symbol | Parameter | Condition | PCI |  | MX |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Minimum | Maximum | Minimum | Maximum |  |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage |  | 4.75 | 5.25 | 4.75 | $5.25{ }^{2}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | 2.0 | $\mathrm{V}_{C C}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Leakage Current | $\mathrm{V}_{\mathrm{IN}}=2.7$ |  | 70 | - | 10 | $\mu \mathrm{A}$ |
| $1 / \mathrm{L}$ | Input Low Leakage Current | $\mathrm{V}_{\text {IN }}=0.5$ |  | -70 | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=-2 \mathrm{~mA} \\ & \mathrm{l}_{\text {OUT }}=-6 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 3.84 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{l} \text { Out }=3 \mathrm{~mA}, \\ & 6 \mathrm{~mA} \end{aligned}$ |  | 0.55 | - | 0.33 | V |
| $\mathrm{Cl}_{\text {IN }}$ | Input Pin Capacitance |  |  | 10 | - | 10 | pF |
| $\mathrm{C}_{\text {CLK }}$ | CLK Pin Capacitance |  | 5 | 12 | - | 10 | pF |
| LPIN | Pin Inductance |  |  | 20 | - | $<8 \mathrm{nH}^{3}$ | nH |

Notes:

1. PCI Local Bus Specification Section 4.2.1.1.
2. Maximum rating for $V_{C C}-0.5 \mathrm{~V}$ to 7.0 V .
3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

AC Specifications (5.0V PCI Signaling) ${ }^{1}$

|  |  |  | $\mathbf{P C I}$ |  | MX |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Condition | Minimum | Maximum | Minimum | Maximum | Units |
| $\mathrm{I}_{\mathrm{CL}}$ | Low Clamp Current | $-5<\mathrm{V}_{\mathbb{I N}} \leq-1$ | $-25+\left(\mathrm{V}_{\mathrm{IN}}+1\right)$ |  | -60 | -10 | mA |
| Slew (r) | Output Rise Slew Rate | 0.4 V to 2.4 V load | 10.015 |  |  |  |  |
| Slew (f) | Output Fall Slew Rate | 2.4 V to 0.4 V load | 1 | 5 | 1.8 | 2.8 | $\mathrm{~V} / \mathrm{ns}$ |

## Note:

1. PCI Local Bus Specification Section 4.2.1.2.

## Output Drive Characteristics for 3.3V PCI Signaling

DC Specification (3.3V PCI Signaling) ${ }^{1}$

| Symbol | Parameter | Condition | PCI |  | MX |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Minimum | Maximum | Minimum | Maximum |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | 3.0 | 3.6 | 3.0 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | 0.5 | $\mathrm{V}_{C C}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Leakage Current | $\mathrm{V}_{\mathrm{IN}}=2.7$ |  | 70 |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input Leakage Current |  |  | -70 |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\text {OUT }}=-2 \mathrm{~mA}$ | 0.9 |  | 3.3 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{OUT}}=3 \mathrm{~mA}, \\ & 6 \mathrm{~mA} \end{aligned}$ |  | 0.1 |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  |  | 10 |  | 10 | pF |
| $\mathrm{C}_{\text {CLK }}$ | CLK Pin Capacitance |  | 5 | 12 |  | 10 | pF |
| $L_{\text {PIN }}$ | Pin Inductance |  |  | 20 |  | $<8 \mathrm{nH}^{3}$ | nH |

Notes:

1. PCI Local Bus Specification Section 4.2.2.1.
2. Maximum rating for $V_{C C}-0.5 \mathrm{~V}$ to 7.0 V .
3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

AC Specifications for (3.3V PCI Signaling) ${ }^{1}$

|  |  |  | PCI |  | MX |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Condition | Minimum | Maximum | Minimum | Maximum | Units |
| $\mathrm{I}_{\mathrm{CL}}$ | Low Clamp Current | $-5<\mathrm{V}_{\mathbb{I N}} \leq-1$ | $-25+\left(\mathrm{V}_{\mathbb{I N}}+1\right)$ |  | -60 | -10 | mA |
|  |  |  | 10.015 |  |  |  |  |
| Slew (r) | Output Rise Slew Rate | 0.2 V to 0.6 V load | 1 | 4 | 1.8 | 2.8 | $\mathrm{~V} / \mathrm{ns}$ |
| Slew (f) | Output Fall Slew Rate | 0.6 V to 0.2 V load | 1 | 4 | 2.8 | 4.0 | $\mathrm{~V} / \mathrm{ns}$ |

Note:

1. PCI Local Bus Specification Section 4.2.2.2.


Figure 12 - Typical Output Drive Characteristics (Based upon measured data)

## Package Thermal Characteristics

The device junction-to-case thermal characteristic is $\theta_{\mathrm{j}}$, and the junction-to-ambient air characteristic is $\theta_{\mathrm{ja}}$. The thermal characteristics for $\theta_{\mathrm{j} a}$ are shown with two different air flow rates. Ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ is used for commercial and industrial; case temperature $\left(\mathrm{T}_{\mathrm{C}}\right)$ is used for military.

Maximum junction temperature is $150^{\circ} \mathrm{C}$.
A sample calculation of the absolute maximum power dissipation allowed for a PQFP 160-pin package at commercial temperature is as follows:
$\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\text { Max. commercial temp. }}{\theta_{j a}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}=\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{32^{\circ} \mathrm{C} / \mathrm{W}}=2.5 \mathrm{~W}$

| Plastic Packages |  |  | $\theta_{\text {ja }}$ |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Pin Count | $\theta_{\text {jc }}$ | Still Air | $300 \mathrm{ft} / \mathrm{min}$ |
| Plastic Quad Flat Pack | 100 | 12 | $34^{\circ} \mathrm{C} / \mathrm{W}$ | $31^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flat Pack | 160 | 10 | $32^{\circ} \mathrm{C} / \mathrm{W}$ | $24^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flat Pack | 208 | 8 | $30^{\circ} \mathrm{C} / \mathrm{W}$ | $23^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flat Pack | 240 | 3.5 | $19^{\circ} \mathrm{C} / \mathrm{W}$ | $16^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Leaded Chip Carrier | 44 | 16 | $43^{\circ} \mathrm{C} / \mathrm{W}$ | $31^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Leaded Chip Carrier | 68 | 13 | $36^{\circ} \mathrm{C} / \mathrm{W}$ | $25^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Leaded Chip Carrier | 84 | 12 | $32^{\circ} \mathrm{C} / \mathrm{W}$ | $22^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thin Plastic Quad Flat Pack | 176 | 11 | $28^{\circ} \mathrm{C} / \mathrm{W}$ | $21^{\circ} \mathrm{C} / \mathrm{W}$ |
| Very Thin Plastic Quad Flat Pack | 80 | 12 | $39^{\circ} \mathrm{C} / \mathrm{W}$ | $33^{\circ} \mathrm{C} / \mathrm{W}$ |
| Very Thin Plastic Quad Flat Pack | 100 | 10 | $38^{\circ} \mathrm{C} / \mathrm{W}$ | $32^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Ball Grid Array | 272 | 3 | $20^{\circ} \mathrm{C} / \mathrm{W}$ | $14.5^{\circ} \mathrm{C} / \mathrm{W}$ |


| Ceramic Packages | Pin Count | $\theta_{\text {jc }}$ | $\theta_{\text {ja }}$ <br> Still Air |
| :--- | :---: | :---: | :---: |
| Ceramic Quad Flat Pack | 208 | 6.3 | $22^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic Quad Flat Pack | 256 | 6.2 | $20^{\circ} \mathrm{C} / \mathrm{W}$ |

## Power Dissipation

## General Power Equation

$$
\begin{gathered}
\mathrm{P}=\left[\mathrm{I}_{\mathrm{CC}} \text { standby }+\mathrm{I}_{\mathrm{CC}} \text { active }\right] * \mathrm{~V}_{\mathrm{CCI}}+\mathrm{I}_{0 \mathrm{LL}} * \mathrm{~V}_{\mathrm{OL}} * \mathrm{~N} \\
+\mathrm{I}_{\mathrm{OH}} *\left(\mathrm{~V}_{\mathrm{CCI}}-\mathrm{V}_{\mathrm{OH}}\right) * \mathrm{M}
\end{gathered}
$$

where:
$\mathrm{I}_{\mathrm{CC}}$ standby is the current flowing when no inputs or outputs are changing.
$\mathrm{I}_{\mathrm{CC}}$ active is the current flowing due to CMOS switching.
$\mathrm{I}_{0 \mathrm{~L}}, \mathrm{I}_{0 \mathrm{H}}$ are TTL sink/source currents.
$\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ are TTL level output voltages.
N equals the number of outputs driving TTL loads to $\mathrm{V}_{\text {OL }}$.
M equals the number of outputs driving TTL loads to $\mathrm{V}_{\mathrm{OH}}$.
Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/0. The power can be divided into two components: static and active.

## Static Power Component

Actel FPGAs have small static power components that result in power dissipation lower than PALs or CPLDs. By integrating multiple PALs/CPLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.
The power due to standby current is typically a small component of the overall power. Standby power is calculated for commercial, worst-case conditions:

| $\mathbf{I}_{\mathbf{C C}}$ | $\mathbf{V}_{\text {CCA }}$ | Power |
| :--- | :--- | :--- |
| 2 mA | 5.25 V | 10.5 mW |

The static power dissipation by TTL loads depends on the number of outputs driving HIGH or LOW, and on the DC load current. Again, this number is typically small. For instance, a 32 -bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving LOW, and 140 mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/0s switch states with time.

## Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency-dependent and a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

## Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by the equation:

$$
\begin{equation*}
\operatorname{Power}(\mu \mathrm{W})=\mathrm{C}_{\mathrm{EQ}} * \mathrm{~V}_{\mathrm{CCA}}^{2} * \mathrm{~F} \tag{1}
\end{equation*}
$$

where:
$\mathrm{C}_{\mathrm{EQ}}=$ Equivalent capacitance expressed in picofarads ( pF )
$\mathrm{V}_{\mathrm{CCA}}=$ Power supply in volts (V)
$\mathrm{F} \quad=$ Switching frequency in megahertz (MHz)
Equivalent capacitance is calculated by measuring $\mathrm{I}_{\mathrm{CC}}$ active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of $\mathrm{V}_{\mathrm{CC}}$. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.


To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$
\begin{align*}
& \text { Power }=\mathrm{V}_{\mathrm{CCA}} 2 *\left[\left(\mathrm{mx} \mathrm{C}_{\mathrm{EQM}} * \mathrm{f}_{\mathrm{m}}\right)_{\text {Modules }}+\right. \\
& \left(\mathrm{n} * \mathrm{C}_{\mathrm{EQI}} * \mathrm{f}_{\mathrm{n}}\right)_{\text {Inputs }}+\left(\mathrm{p} *\left(\mathrm{C}_{\mathrm{EQ} 0}+\mathrm{C}_{\mathrm{L}}\right) * \mathrm{f}_{\mathrm{p}}\right)_{\text {outputs }}+ \\
& 0.5 *\left(\mathrm{q}_{1} * \mathrm{C}_{\mathrm{EQCR}} * \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}+\left(\mathrm{r}_{1} * \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}+ \\
& 0.5 *\left(\mathrm{q}_{2} * \mathrm{C}_{\mathrm{EQCR}} * \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk2 }}+\left(\mathrm{r}_{2} * \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk2 }} \tag{2}
\end{align*}
$$

where:
$m \quad=$ Number of logic modules switching at frequency $f_{m}$
$n \quad=$ Number of input buffers switching at frequency $f_{n}$
$p \quad=$ Number of output buffers switching at frequency $f_{p}$
$q_{1} \quad=$ Number of clock loads on the first routed array clock
$q_{2} \quad=$ Number of clock loads on the second routed array clock
$r_{1}=$ lFixed capacitance due to first routed array clock
$r_{2}=$ Fixed capacitance due to second routed array clock
$\mathrm{C}_{\mathrm{EQM}}=$ Equivalent capacitance of logic modules in pF
$\mathrm{C}_{\mathrm{EQI}}=$ Equivalent capacitance of input buffers in pF
$\mathrm{C}_{\mathrm{EQO}}=$ Equivalent capacitance of output buffers in pF
$\mathrm{C}_{\mathrm{EQCR}}=$ Equivalent capacitance of routed array clock in pF
$\mathrm{C}_{\mathrm{L}} \quad=$ Output load capacitance in p
$\mathrm{f}_{\mathrm{m}} \quad=$ Average logic module switching rate in MHz
$\mathrm{f}_{\mathrm{n}} \quad=$ Average input buffer switching rate in MHz
$\mathrm{f}_{\mathrm{p}} \quad=$ Average output buffer switching rate in MHz
$\mathrm{f}_{\mathrm{q} 1} \quad=$ Average first routed array clock rate in MHz
$\mathrm{f}_{\mathrm{q} 2} \quad=$ Average second routed array clock rate in MHz

## Fixed Capacitance Values for MX FPGAs (pF)

| Device Type | $\mathbf{r}_{\mathbf{1}}$ <br> routed_Clk1 | $\mathbf{r}_{\mathbf{2}}$ <br> routed_Clk2 |
| :--- | :---: | :---: |
| A40MX02 | 41.4 | N/A |
| A40MX04 | 68.6 | N/A |
| A42MX09 | 118 | 118 |
| A42MX16 | 165 | 165 |
| A42MX24 | 185 | 185 |
| A42MX36 | 220 | 220 |

## Determining Average Switching Frequency

To determine the switching frequency for a design, the data input values to the circuit must be clearly understood. The following guidelines represent worst-case scenarios; these can be used to generally predict the upper limits of power dissipation.

| Logic Modules (m) | $=80 \%$ of |
| :--- | :--- |
|  | Combinatorial |
|  | Modules |
| Inputs Switching $(\mathrm{n})$ | $=$ \# of Inputs $/ 4$ |
| Outputs Switching $(\mathrm{p})$ | $=$ |
| \# of Outputs $/ 4$ |  |
| First Routed Array Clock Loads $=$ | $40 \%$ of Sequential |
| $\left(\mathrm{q}_{1}\right)$ | Modules |
| Second Routed Array Clock $=$ | $40 \%$ of Sequential |
| Loads $\left(\mathrm{q}_{2}\right)$ | Modules |
| Load Capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)$ | $=35 \mathrm{pF}$ |

Logic Modules (m) $\quad=80 \%$ of Combinatorial Modules

Average Logic Module Switching $=\mathrm{F} / 10$ Rate ( $\mathrm{f}_{\mathrm{m}}$ )
Average Input Switching Rate $=F / 5$ ( $\mathrm{f}_{\mathrm{n}}$ )
Average Output Switching Rate $=\mathrm{F} / 10$ ( $\mathrm{f}_{\mathrm{p}}$ )

Average First Routed Array $=F$ Clock Rate ( $\mathrm{f}_{\mathrm{q} 1}$ )
Average Second Routed Array $=F / 2$
Clock Rate ( $\mathrm{f}_{\mathrm{q} 2}$ )

## 40MX Timing Model*


*Values are shown for 40MX '-3’ speed devices at 5.0V worst-case commercial conditions.

## 42MX Timing Model*


*Values are shown for A42MX09 '-2’ at 5.0V worst-case commercial conditions
$\dagger$ Input module predicted routing delay

## 42MX Timing Model (Logic Functions using Quadrant Clocks)*



## 42MX Timing Model (SRAM Functions)*


*Values are shown for A42MX36 '-2' at 5.0V worst-case commercial conditions.

## Parameter Measurement

## Output Buffer Delays



## AC Test Loads

Load 1
(Used to measure propagation delay)

Load 2
(Used to measure rising/falling edges)


## Input Buffer Delays



## Module Delays



## Sequential Module Timing Characteristics

Flip-Flops and Latches


Note: $\quad D$ represents all data functions involving $A, B$, and S for multiplexed flip-flops.

## Sequential Timing Characteristics (continued)

## Input Buffer Latches



## Output Buffer Latches



## Decode Module Timing



## SRAM Timing Characteristics

| Write Port |  | Read Port |
| :---: | :---: | :---: |
| WRAD [5:0] |  | RDAD [5:0] |
| BLKEN |  | LEW |
| WEN | $32 \times 8 \text { or } 64 \times 4$ | REN |
| WEN | (256 Bits) | REN |
| WCLK |  | RCLK |
| WD [7:0] |  | RD [7:0] |
|  |  |  |

## Dual-Port SRAM Timing Waveforms

## 42MX SRAM Write Operation



Note: Identical timing for falling edge clock.
42MX SRAM Synchronous Read Operation


Note: Identical timing for falling edge clock.

## 42MX SRAM Asynchronous Read Operation-Type 1

(Read Address Controlled)


42MX SRAM Asynchronous Read Operation-Type 2
(Write Address Controlled)


## Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.
The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.
Actel's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in $0.45 \mu$ lithography, offer nominal levels of $1003 / 4$ resistance and 7.0 femtofarad (fF) capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

## Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. For mixed voltage of the A42MX devices, the timing numbers are defined in the 3.3 V section for I/Os while for the internal logic resources, the timing numbers are defined in the 5.0 V section. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer Series utility or by performing simulation with post-layout delays.

## Critical Nets and Typical Nets

Propagation delays in this data sheet apply to typical nets. The abundant routing resources in the MX architecture allows for deterministic timing using Actel's Designer Series development tools, which include TDPR, a timing-driven place-and-route tool. Using Timer, the designer can specify timing-critical nets and system clock frequency. Using these timing specifications, the place-and-route software optimizes the layout of the design to meet the user's specifications.

## Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout $(\mathrm{FO}=8)$ routing delays in the data sheet specifications section, beginning on page 34.

## Timing Derating

A timing derating factor of 0.45 is used to reflect best-case processing. Note that this factor is relative to the standard speed timing parameters and must be multiplied by the appropriate voltage and temperature derating factors for a given application.

## Timing Derating Factors

## Commercial to Industrial

|  | Industrial |  |
| :--- | :---: | :---: |
|  | Min. | Max. |
| (Commercial Specification) x | 0.69 | 1.11 |

## Commercial Worst-Case to Typical

|  | Commerical Typical <br> $\left(\mathrm{T}_{\mathbf{J}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}, \mathrm{V}_{\mathbf{C C}}=5.0 \mathrm{~V}\right)$ |
| :--- | :---: |
| (Commercial, Worst-Case <br> Condition) x | 0.85 |

Note: This derating factor applies to all routing and propagation delays.

42MX Temperature and Voltage Derating Factors
(Normalized to $\mathbf{T}_{\mathbf{J}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{c c A}} / \mathbf{V}_{\mathbf{c c I}}=\mathbf{5 . 0 V}$ )

| $\mathbf{4 2 M X}$ <br> Voltage | Temperature |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{- 5 5}^{\circ} \mathbf{C}$ | $\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ | $\mathbf{0}^{\circ} \mathbf{C}$ | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{7 0}^{\circ} \mathbf{C}$ | $\mathbf{8 5}^{\circ} \mathbf{C}$ | $\mathbf{1 2 5}^{\circ} \mathbf{C}$ |
| $\mathbf{4 . 5 0}$ | 0.93 | 0.95 | 1.05 | 1.09 | 1.25 | 1.29 | 1.41 |
| $\mathbf{4 . 7 5}$ | 0.88 | 0.90 | 1.00 | 1.03 | 1.18 | 1.22 | 1.34 |
| 5.00 | 0.85 | 0.87 | 0.96 | 1.00 | 1.15 | 1.18 | 1.29 |
| 5.25 | 0.84 | 0.86 | 0.95 | 0.97 | 1.12 | 1.14 | 1.28 |
| 5.50 | 0.83 | 0.85 | 0.94 | 0.96 | 1.10 | 1.13 | 1.26 |

(Normalized to $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}} / \mathrm{V}_{\mathrm{CCI}}=5.0 \mathrm{~V}$ )


Note: This derating factor applies to all routing and propagation delays.

## 40MX Temperature and Voltage Derating Factors

(Normalized to $\mathbf{T}_{\mathbf{J}}=25^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{C C A}} / \mathbf{V}_{\mathbf{C C I}}=5.0 \mathrm{~V}$ )

| 40MX <br> Voltage | Temperature |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $-55^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125{ }^{\circ} \mathrm{C}$ |
| 4.50 | 0.89 | 0.93 | 1.02 | 1.09 | 1.25 | 1.31 | 1.45 |
| 4.75 | 0.84 | 0.88 | 0.97 | 1.03 | 1.18 | 1.24 | 1.37 |
| 5.00 | 0.82 | 0.85 | 0.94 | 1.00 | 1.15 | 1.20 | 1.33 |
| 5.25 | 0.80 | 0.82 | 0.91 | 0.97 | 1.12 | 1.16 | 1.29 |
| 5.50 | 0.79 | 0.82 | 0.90 | 0.96 | 1.10 | 1.15 | 1.28 |

40MX Junction Temperature and Voltage Derating Curves
(Normalized to $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}} / \mathrm{V}_{\mathrm{CCI}}=5.0 \mathrm{~V}$ )


Note: This derating factor applies to all routing and propagation delays.

## PCI System Timing Specification

Table 3 and Table 4 list the critical PCI timing parameters and the corresponding timing parameter for the MX PCI-compliant devices.

## PCI Models

Actel provides synthesizable VHDL and Verilog-HDL models for a PCI Target interface, a PCI Target and Target+DMA Master interface. Contact your Actel sales representative for more details.

Table 3 • Clock Specification for 33 MHz PCI

|  |  | PCI |  | A42MX24 |  | A42MX36 |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| $T_{\text {CYC }}$ | CLK Cycle Time | 30 | - | 4.0 | - | 4.0 | - | ns |
| $T_{\text {HIGH }}$ | CLK High Time | 11 | - | 1.9 | - | 1.9 | - | ns |
| $T_{\text {LOW }}$ | CLK Low Time | 11 | - | 1.9 | - | 1.9 | - | ns |

Table 4 • Timing Parameters for 33 MHz PCI

| Symbol | Parameter | PCI |  | A42MX24 |  | A42MX36 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| TVAL | CLK to Signal Valid—Bused Signals | 2 | 11 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| $T_{\text {VAL (PTP) }}$ | CLK to Signal Valid—Point-to-Point | 2 | 12 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| $\mathrm{T}_{\mathrm{ON}}$ | Float to Active | 2 | - | 2.0 | 4.0 | 2.0 | 4.0 | ns |
| Toff | Active to Float | - | 28 | - | $8.3{ }^{1}$ | - | $8.3{ }^{1}$ | ns |
| TSU | Input Set-Up Time to CLK—Bused Signals | 7 | - | 1.5 | - | 1.5 | - | ns |
| $T_{\text {SU(PTP) }}$ | Input Set-Up Time to CLK—Point-to-Point | 10,12 | - | 1.5 | - | 1.5 | - | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Input Hold to CLK | 0 | - | 0 | - | 0 | - | ns |

1. $T_{\text {OFF }}$ is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns .

40MX and 42 MX FPGA Families

## A40MX02 Timing Characteristics (Nominal 5.0V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$ )


Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns . Use the Series or later Timer to check the hold time for this macro.

## A40MX02 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  |  | '-3' Speed |  | '-2' Speed |  | ' -1 ' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param | Description |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INY}}$ | Pad-to-Y HIGH |  |  | 0.7 |  | 0.8 |  | 0.9 |  | 1.1 |  | 1.5 | ns |
| $\mathrm{t}_{\mathrm{INYL}}$ | Pad-to-Y LOW |  |  | 0.6 |  | 0.7 |  | 0.8 |  | 1.0 |  | 1.3 | ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tIRD1 | FO=1 Routing Delay |  |  | 2.1 |  | 2.4 |  | 2.2 |  | 3.2 |  | 4.5 | ns |
| tIRD2 | FO=2 Routing Delay |  |  | 2.6 |  | 3.0 |  | 3.4 |  | 4.0 |  | 5.6 | ns |
| tIRD3 | FO=3 Routing Delay |  |  | 3.1 |  | 3.6 |  | 4.1 |  | 4.8 |  | 6.7 | ns |
| tIRD4 | FO=4 Routing Delay |  |  | 3.6 |  | 4.2 |  | 4.8 |  | 5.6 |  | 7.8 | ns |
| tIRD8 | FO=8 Routing Delay |  |  | 5.7 |  | 6.6 |  | 7.5 |  | 8.8 |  | 12.4 | ns |
| Global Clock Network |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input Low to HIGH | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 4.6 \\ & 4.6 \end{aligned}$ |  | $5.3$ |  | $6.0$ |  | $7.0$ |  | 9.8 9.8 | ns |
| $\mathrm{t}_{\text {CKL }}$ | Input High to LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 4.8 \end{aligned}$ |  | $\begin{aligned} & 5.6 \\ & 5.6 \end{aligned}$ |  | $\begin{aligned} & 6.3 \\ & 6.3 \end{aligned}$ |  | $\begin{aligned} & 7.4 \\ & 7.4 \end{aligned}$ |  | $\begin{aligned} & 10.4 \\ & 10.4 \end{aligned}$ | ns |
| tPWH | Minimum Pulse Width HIGH | $\begin{aligned} \mathrm{FO} & =16 \\ \mathrm{FO} & =128 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 2.4 \end{aligned}$ |  | 2.6 2.7 |  | $\begin{aligned} & 2.9 \\ & 3.1 \end{aligned}$ |  | $\begin{aligned} & 3.4 \\ & 3.6 \end{aligned}$ |  | $4.8$ |  | ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & 2.6 \\ & 2.7 \end{aligned}$ |  | $\begin{gathered} 2.9 \\ 3.01 \end{gathered}$ |  | $\begin{aligned} & 3.4 \\ & 3.6 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 5.1 \end{aligned}$ |  | ns |
| tcksw | Maximum Skew | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.6 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.7 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 1.2 \end{aligned}$ | ns |
| $t_{p}$ | Minimum Period | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 4.8 \end{aligned}$ |  | $\begin{aligned} & 5.4 \\ & 5.6 \end{aligned}$ |  | $\begin{aligned} & 6.1 \\ & 6.3 \end{aligned}$ |  | $\begin{aligned} & 7.2 \\ & 7.5 \end{aligned}$ |  | $\begin{aligned} & 10.0 \\ & 10.4 \end{aligned}$ |  | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum Frequency | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 188 \\ & 181 \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 168 \end{aligned}$ |  | $\begin{aligned} & 160 \\ & 154 \end{aligned}$ |  | $\begin{aligned} & 139 \\ & 134 \end{aligned}$ |  | $\begin{aligned} & 83 \\ & 80 \end{aligned}$ | MHz |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A40MX02 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A40MX02 Timing Characteristics (Nominal 3.3V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2' Speed |  | ' -1 ' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ | Single Module |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $t_{\text {PD2 }}$ | Dual-Module Macros |  | 3.7 |  | 4.3 |  | 4.9 |  | 5.7 |  | 8.0 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Sequential Clock-to-Q |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ | Latch G-to-Q |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset-to-Q |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| Logic Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ | FO=1 Routing Delay |  | 2.0 |  | 2.2 |  | 2.5 |  | 3.0 |  | 4.2 | ns |
| $t_{\text {RD2 }}$ | FO=2 Routing Delay |  | 2.7 |  | 3.1 |  | 3.5 |  | 4.1 |  | 5.7 | ns |
| $\mathrm{t}_{\mathrm{RD} 3}$ | FO=3 Routing Delay |  | 3.4 |  | 3.9 |  | 4.4 |  | 5.2 |  | 7.3 | ns |
| $\mathrm{t}_{\mathrm{RD} 4}$ | FO=4 Routing Delay |  | 4.2 |  | 4.8 |  | 5.4 |  | 6.3 |  | 8.9 | ns |
| $t_{\text {RD8 }}$ | FO=8 Routing Delay |  | 7.1 |  | 8.2 |  | 9.2 |  | 10.9 |  | 15.2 | ns |
| Logic Module Sequential Timing ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| tsud | Flip-Flop (Latch) Data Input Set-Up | 4.3 |  | 4.9 |  | 5.6 |  | 6.6 |  | 9.2 |  | ns |
| $\mathrm{thD}^{3}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tsuena | Flip-Flop (Latch) Enable Set-Up | 4.3 |  | 4.9 |  | 5.6 |  | 6.6 |  | 9.2 |  | ns |
| $t_{\text {HENA }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| ${ }^{\text {twClka }}$ | Flip-Flop (Latch) Clock Active Pulse Width | 4.6 |  | 5.3 |  | 6.0 |  | 7.0 |  | 9.8 |  | ns |
| ${ }^{\text {twasyn }}$ | Flip-Flop (Latch) <br> Asynchronous Pulse Width | 4.6 |  | 5.3 |  | 6.0 |  | 7.0 |  | 9.8 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Flip-Flop Clock Input Period | 6.8 |  | 7.8 |  | 8.9 |  | 10.4 |  | 14.6 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Clock Frequency ( $\mathrm{FO}=128$ ) |  | 109 |  | 101 |  | 92 |  | 80 |  | 48 | MHz |

## Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Series or later Timer to check the hold time for this macro.

## A40MX02 Timing Characteristics (Nominal 3.3V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A40MX02 Timing Characteristics (Nominal 3.3V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{C c}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | ' -3 ' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 4.7 |  | 5.4 |  | 6.1 |  | 7.2 |  | 10.0 | ns |
| $\mathrm{t}_{\mathrm{DHL}}$ | Data-to-Pad LOW |  | 5.6 |  | 6.4 |  | 7.3 |  | 8.6 |  | 12.0 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 5.2 |  | 6.0 |  | 6.8 |  | 8.1 |  | 11.3 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 6.6 |  | 7.6 |  | 8.6 |  | 10.1 |  | 14.1 | ns |
| tenhz | Enable Pad HIGH to Z |  | 11.1 |  | 12.8 |  | 14.5 |  | 17.1 |  | 23.9 | ns |
| tenlz | Enable Pad LOW to Z |  | 8.2 |  | 9.5 |  | 10.7 |  | 12.6 |  | 17.7 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Delta LOW to HIGH |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.04 |  | 0.06 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.06 |  | 0.08 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| toLh | Data-to-Pad HIGH |  | 5.5 |  | 6.4 |  | 7.2 |  | 8.5 |  | 11.9 | ns |
| ${ }_{\text {t }}^{\text {dHL }}$ | Data-to-Pad LOW |  | 4.8 |  | 5.5 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| $t_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 4.7 |  | 5.5 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| tenzl | Enable Pad Z to LOW |  | 6.8 |  | 7.9 |  | 8.9 |  | 10.5 |  | 14.7 | ns |
| $t_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 11.1 |  | 12.8 |  | 14.5 |  | 17.1 |  | 23.9 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 8.2 |  | 9.5 |  | 10.7 |  | 12.6 |  | 17.7 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Delta LOW to HIGH |  | 0.05 |  | 0.05 |  | 0.06 |  | 0.07 |  | 0.10 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.04 |  | 0.06 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

40MX and 42MX FPGA Families

## A40MX04 Timing Characteristics (Nominal 5.0V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$ )


Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns . Use the Series or later Timer to check the hold time for this macro.

## A40MX04 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  |  | '-3' Speed |  | '-2' Speed |  | ' -1 ' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param | Description |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INY}}$ | Pad-to-Y HIGH |  |  | 0.7 |  | 0.8 |  | 0.9 |  | 1.1 |  | 1.5 | ns |
| $\mathrm{t}_{\mathrm{INYL}}$ | Pad-to-Y LOW |  |  | 0.6 |  | 0.7 |  | 0.8 |  | 1.0 |  | 1.3 | ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tIRD1 | FO=1 Routing Delay |  |  | 2.1 |  | 2.4 |  | 2.2 |  | 3.2 |  | 4.5 | ns |
| tIRD2 | FO=2 Routing Delay |  |  | 2.6 |  | 3.0 |  | 3.4 |  | 4.0 |  | 5.6 | ns |
| tIRD3 | FO=3 Routing Delay |  |  | 3.1 |  | 3.6 |  | 4.1 |  | 4.8 |  | 6.7 | ns |
| tIRD4 | FO=4 Routing Delay |  |  | 3.6 |  | 4.2 |  | 4.8 |  | 5.6 |  | 7.8 | ns |
| tIRD8 | FO=8 Routing Delay |  |  | 5.7 |  | 6.6 |  | 7.5 |  | 8.8 |  | 12.4 | ns |
| Global Clock Network |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 4.6 \\ & 4.6 \end{aligned}$ |  | $5.3$ |  | $6.0$ |  | $7.1$ |  | 9.9 9.9 | ns |
| $\mathrm{t}_{\text {CKL }}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 4.8 \end{aligned}$ |  | $\begin{aligned} & 5.6 \\ & 5.6 \end{aligned}$ |  | $\begin{aligned} & 6.3 \\ & 6.3 \end{aligned}$ |  | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ |  | $\begin{aligned} & 10.4 \\ & 10.4 \end{aligned}$ | ns |
| tPWH | Minimum Pulse Width HIGH | $\begin{aligned} \mathrm{FO} & =16 \\ \mathrm{FO} & =128 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 2.4 \end{aligned}$ |  | 2.6 2.7 |  | $\begin{aligned} & 2.9 \\ & 3.1 \end{aligned}$ |  | $\begin{aligned} & 3.4 \\ & 3.6 \end{aligned}$ |  | $4.8$ |  | ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & 2.6 \\ & 2.7 \end{aligned}$ |  | $\begin{aligned} & 2.9 \\ & 3.1 \end{aligned}$ |  | $\begin{aligned} & 3.4 \\ & 3.6 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 5.1 \end{aligned}$ |  | ns |
| tcksw | Maximum Skew | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.6 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.7 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 1.2 \end{aligned}$ | ns |
| $t_{p}$ | Minimum Period | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 4.8 \end{aligned}$ |  | $\begin{aligned} & 5.4 \\ & 5.6 \end{aligned}$ |  | $\begin{aligned} & 6.1 \\ & 6.3 \end{aligned}$ |  | $\begin{aligned} & 7.2 \\ & 7.5 \end{aligned}$ |  | $\begin{aligned} & 10.1 \\ & 10.4 \end{aligned}$ |  | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum Frequency | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 188 \\ & 181 \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 168 \end{aligned}$ |  | $\begin{aligned} & 160 \\ & 154 \end{aligned}$ |  | $\begin{aligned} & 139 \\ & 134 \end{aligned}$ |  | $\begin{aligned} & 83 \\ & 80 \end{aligned}$ | MHz |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A40MX04 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std’ Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH | 3.3 | 3.8 | 4.3 | 5.1 | 7.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW | 4.0 | 4.6 | 5.2 | 6.1 | 8.6 | ns |
| $t_{\text {ENZH }}$ | Enable Pad Z to HIGH | 3.7 | 4.3 | 4.9 | 5.8 | 8.1 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW | 4.7 | 5.4 | 6.1 | 7.2 | 10.1 | ns |
| tenhz | Enable Pad HIGH to Z | 7.9 | 9.1 | 10.4 | 12.2 | 17.1 | ns |
| tenlz | Enable Pad LOW to Z | 5.9 | 6.8 | 7.7 | 9.0 | 12.6 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Delta LOW to HIGH | 0.02 | 0.02 | 0.03 | 0.03 | 0.04 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW | 0.02 | 0.03 | 0.03 | 0.04 | 0.06 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH | 3.9 | 4.5 | 5.1 | 6.1 | 8.5 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW | 3.4 | 3.9 | 4.4 | 5.2 | 7.3 | ns |
| $t_{\text {ENZH }}$ | Enable Pad Z to HIGH | 3.4 | 3.9 | 4.4 | 5.2 | 7.3 | ns |
| tenzl | Enable Pad Z to LOW | 4.9 | 5.6 | 6.4 | 7.5 | 10.5 | ns |
| tenhz | Enable Pad HIGH to Z | 7.9 | 9.1 | 10.4 | 12.2 | 17.1 | ns |
| tenlz | Enable Pad LOW to Z | 5.0 | 6.8 | 7.7 | 9.0 | 12.6 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Delta LOW to HIGH | 0.03 | 0.04 | 0.04 | 0.05 | 0.07 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW | 0.02 | 0.02 | 0.03 | 0.03 | 0.04 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A40MX04 Timing Characteristics (Nominal 3.3V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parame | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ | Single Module |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\text {PD2 }}$ | Dual-Module Macros |  | 3.7 |  | 4.3 |  | 4.9 |  | 5.7 |  | 8.0 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Sequential Clock-to-Q |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ | Latch G-to-Q |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset-to-Q |  | 1.7 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| Logic Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ | FO=1 Routing Delay |  | 1.9 |  | 2.2 |  | 2.5 |  | 3.0 |  | 4.2 | ns |
| $\mathrm{t}_{\mathrm{RD} 2}$ | FO=2 Routing Delay |  | 2.7 |  | 3.1 |  | 3.5 |  | 4.1 |  | 5.7 | ns |
| $\mathrm{t}_{\mathrm{RD} 3}$ | FO=3 Routing Delay |  | 3.4 |  | 3.9 |  | 4.4 |  | 5.2 |  | 7.3 | ns |
| $\mathrm{t}_{\mathrm{RD} 4}$ | FO=4 Routing Delay |  | 4.1 |  | 4.8 |  | 5.4 |  | 6.3 |  | 8.9 | ns |
| $t_{\text {RD8 }}$ | FO=8 Routing Delay |  | 7.1 |  | 8.1 |  | 9.2 |  | 10.9 |  | 15.2 | ns |
| Logic Module Sequential Timing ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| tsud | Flip-Flop (Latch) Data Input Set-Up | 4.3 |  | 5.0 |  | 5.6 |  | 6.6 |  | 9.2 |  | ns |
| $\mathrm{thD}^{3}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {SUENA }}$ | Flip-Flop (Latch) Enable Set-Up | 4.3 |  | 5.0 |  | 5.6 |  | 6.6 |  | 9.2 |  | ns |
| thena | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| twCLKA | Flip-Flop (Latch) Clock Active Pulse Width | 4.6 |  | 5.3 |  | 5.6 |  | 7.0 |  | 9.8 |  | ns |
| twasyn | Flip-Flop (Latch) Asynchronous Pulse Width | 4.6 |  | 5.3 |  | 5.6 |  | 7.0 |  | 9.8 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Flip-Flop Clock Input Period | 6.8 |  | 7.8 |  | 8.9 |  | 10.4 |  | 14.6 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Clock Frequency $(F O=128)$ |  | 109 |  | 101 |  | 92 |  | 80 |  | 48 | MHz |

## Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Series or later Timer to check the hold time for this macro.

## A40MX04 Timing Characteristics (Nominal 3.3V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A40MX04 Timing Characteristics (Nominal 3.3V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{C c}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 4.7 |  | 5.4 |  | 6.1 |  | 7.2 |  | 10.0 | ns |
| $\mathrm{t}_{\mathrm{DHL}}$ | Data-to-Pad LOW |  | 5.6 |  | 6.4 |  | 7.3 |  | 8.6 |  | 12.0 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 5.2 |  | 6.0 |  | 6.9 |  | 8.1 |  | 11.3 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 6.6 |  | 7.6 |  | 8.6 |  | 10.1 |  | 14.1 | ns |
| tenhz | Enable Pad HIGH to Z |  | 11.1 |  | 12.8 |  | 14.5 |  | 17.1 |  | 23.9 | ns |
| tenlz | Enable Pad LOW to Z |  | 8.2 |  | 9.5 |  | 10.7 |  | 12.6 |  | 17.7 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Delta LOW to HIGH |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.04 |  | 0.06 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.06 |  | 0.08 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| toLh | Data-to-Pad HIGH |  | 5.5 |  | 6.4 |  | 7.2 |  | 8.5 |  | 11.9 | ns |
| ${ }_{\text {t }}^{\text {dHL }}$ | Data-to-Pad LOW |  | 4.8 |  | 5.5 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| $t_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 4.7 |  | 5.5 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| tenzl | Enable Pad Z to LOW |  | 6.8 |  | 7.9 |  | 8.9 |  | 10.5 |  | 14.7 | ns |
| $t_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 11.1 |  | 12.8 |  | 14.5 |  | 17.1 |  | 23.9 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 8.2 |  | 9.5 |  | 10.7 |  | 12.6 |  | 17.7 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Delta LOW to HIGH |  | 0.05 |  | 0.05 |  | 0.06 |  | 0.07 |  | 0.10 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.04 |  | 0.06 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX09 Timing Characteristics (Nominal 5.0V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |
| tPD1 Single Module |  | 1.2 |  | 1.3 |  | 1.5 |  | 1.8 |  | 2.5 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ Sequential Clock-to-Q |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $\mathrm{t}_{\mathrm{GO}} \quad$ Latch G-to-Q |  | 1.2 |  | 1.4 |  | 1.6 |  | 1.8 |  | 2.6 | ns |
| $t_{\text {RS }} \quad$ Flip-Flop (Latch) Reset-to-Q |  | 1.2 |  | 1.6 |  | 1.8 |  | 2.1 |  | 2.9 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RD} 1} \quad \mathrm{FO}=1$ Routing Delay |  | 0.7 |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.4 | ns |
| $\mathrm{t}_{\mathrm{RD} 2} \quad \mathrm{FO}=2$ Routing Delay |  | 0.9 |  | 1.0 |  | 1.2 |  | 1.4 |  | 1.9 | ns |
| $t_{\text {RD3 }} \quad \mathrm{FO}=3$ Routing Delay |  | 1.2 |  | 1.3 |  | 1.5 |  | 1.7 |  | 2.4 | ns |
| $\mathrm{t}_{\mathrm{RD} 4} \quad \mathrm{FO}=4$ Routing Delay |  | 1.4 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.9 | ns |
| $\mathrm{t}_{\text {RD8 }} \quad \mathrm{FO}=8$ Routing Delay |  | 2.3 |  | 2.6 |  | 2.9 |  | 3.4 |  | 4.8 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |  |
| tsud Flip-Flop (Latch) Data Input Set-Up | 0.3 |  | 0.4 |  | 0.4 |  | 0.5 |  | 0.7 |  | ns |
| $t_{\text {HD }} \quad$ Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tsuena Flip-Flop (Latch) Enable Set-Up | 0.4 |  | 0.5 |  | 0.5 |  | 0.6 |  | 0.8 |  | ns |
| $t_{\text {HENA }}$ Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| twclka Flip-Flop (Latch) Clock Active Pulse Width | 3.4 |  | 3.8 |  | 4.3 |  | 5.0 |  | 7.0 |  | ns |
| twasyn Flip-Flop (Latch) Asynchronous Pulse | 4.5 |  | 4.9 |  | 5.6 |  | 6.6 |  | 9.2 |  | ns |
| $t_{\text {A }} \quad$ Flip-Flop Clock Input Period | 3.5 |  | 3.8 |  | 4.3 |  | 5.1 |  | 7.1 |  | ns |
| $\mathrm{t}_{\mathrm{INH}} \quad$ Input Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {INSU }} \quad$ Input Buffer Latch Set-Up | 0.3 |  | 0.3 |  | 0.4 |  | 0.4 |  | 0.6 |  | ns |
| touth Output Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| toutsu Output Buffer Latch Set-Up | 0.3 |  | 0.3 |  | 0.4 |  | 0.4 |  | 0.6 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ Flip-Flop (Latch) Clock <br>  Frequency |  | 268 |  | 244 |  | 224 |  | 195 |  | 117 | MHz |

Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A42MX09 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ | Pad-to-Y HIGH |  |  | 1.0 |  | 1.2 |  | 1.3 |  | 1.6 |  | 2.2 | ns |
| $\mathrm{t}_{\text {INYL }}$ | Pad-to-Y LOW |  |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.2 |  | 1.7 | ns |
| $\mathrm{t}_{\text {INGH }}$ | G to Y HIGH |  |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $\mathrm{t}_{\text {INGL }}$ | G to Y LOW |  |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ | FO=1 Routing Delay |  |  | 2.0 |  | 2.2 |  | 2.5 |  | 3.0 |  | 4.2 | ns |
| tIRD2 | $\mathrm{FO}=2$ Routing Delay |  |  | 2.3 |  | 2.5 |  | 2.9 |  | 3.4 |  | 4.7 | ns |
| tIRD3 | $\mathrm{FO}=3$ Routing Delay |  |  | 2.5 |  | 2.8 |  | 3.2 |  | 3.7 |  | 5.2 | ns |
| tIRD4 | $\mathrm{FO}=4$ Routing Delay |  |  | 2.8 |  | 3.1 |  | 3.5 |  | 4.1 |  | 5.7 | ns |
| $\mathrm{t}_{\text {IRD8 }}$ | FO=8 Routing Delay |  |  | 3.7 |  | 4.1 |  | 4.7 |  | 5.5 |  | 7.7 | ns |
| Global Clock Network |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input LOW to HIGH | $\mathrm{FO}=32$ |  | 2.4 |  | 2.7 |  | 3.0 |  | 3.6 |  | 5.0 | ns |
|  |  | $F O=256$ |  | 2.7 |  | 3.0 |  | 3.4 |  | 4.0 |  | 5.5 | ns |
| ${ }^{\text {chek }}$ | Input HIGH to LOW | $\mathrm{FO}=32$ |  | 3.5 |  | 3.9 |  | 4.4 |  | 5.2 |  | 7.3 | ns |
|  |  | $F O=256$ |  | 3.9 |  | 4.3 |  | 4.9 |  | 5.7 |  | 8.0 | ns |
| $\mathrm{t}_{\text {PWW }}$ | Minimum Pulse Width | $\mathrm{FO}=32$ | 1.2 |  | 1.4 |  | 1.5 |  | 1.8 |  | 2.5 |  | ns |
|  | HIGH | $\mathrm{FO}=256$ | 1.3 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.7 |  | ns |
| tPWL | Minimum Pulse Width | $\mathrm{FO}=32$ | $1.2$ |  | 1.4 |  | 1.5 |  | 1.8 |  | 2.5 |  | ns |
|  | LOW | $\mathrm{FO}=256$ | 1.3 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.7 |  | ns |
| $t_{\text {CKSW }}$ | Maximum Skew | $\mathrm{FO}=32$ |  | 0.3 |  | 0.3 |  | 0.4 |  | 0.5 |  | 0.6 | ns |
|  |  | $F O=256$ |  | 0.3 |  | 0.3 |  | 0.4 |  | 0.5 |  | 0.6 | ns |
| tsuext | Input Latch External | $\mathrm{FO}=32$ | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
|  | Set-Up | $F O=256$ | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| thext $^{\text {d }}$ | Input Latch External Hold | $\mathrm{FO}=32$ | 2.3 |  | 2.6 |  | 3.0 |  | 3.5 |  | 4.9 |  | ns |
|  |  | $F O=256$ | 2.2 |  | 2.4 |  | 3.3 |  | 3.9 |  | 5.5 |  | ns |
| $t_{P}$ | Minimum Period | $\mathrm{FO}=32$ | 3.4 |  | 3.7 |  | 4.0 |  | 4.7 |  | 7.8 |  | ns |
|  |  | $F O=256$ | 3.7 |  | 4.1 |  | 4.5 |  | 5.2 |  | 8.6 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | $\mathrm{FO}=32$ |  | 296 |  | 269 |  | 247 |  | 215 |  | 129 | MHz |
|  |  | $F O=256$ |  | 268 |  | 244 |  | 224 |  | 195 |  | 117 | MHz |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

40MX and 42MX FPGA Families

## A42MX09 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | ' -3 ' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {DL }}$ | Data-to-Pad HIGH |  | 2.5 |  | 2.7 |  | 3.1 |  | 3.6 |  | 5.1 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 2.9 |  | 3.2 |  | 3.6 |  | 4.3 |  | 6.0 | ns |
| tenzh | Enable Pad Z to HIGH |  | 2.6 |  | 2.9 |  | 3.3 |  | 3.9 |  | 5.5 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 2.9 |  | 3.2 |  | 3.7 |  | 4.3 |  | 6.1 | ns |
| tenhz | Enable Pad HIGH to Z |  | 4.9 |  | 5.4 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 5.3 |  | 5.9 |  | 6.7 |  | 7.9 |  | 11.1 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 2.6 |  | 2.9 |  | 3.3 |  | 3.8 |  | 5.3 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 2.6 |  | 2.9 |  | 3.3 |  | 3.8 |  | 5.3 | ns |
| tLSU | I/O Latch Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| tLH | I/O Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tlco | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 5.2 |  | 5.8 |  | 6.6 |  | 7.7 |  | 10.8 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 7.4 |  | 8.2 |  | 9.3 |  | 10.9 |  | 15.3 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Capacity Loading, LOW to HIGH |  | 0.03 |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.06 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacity Loading, HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.07 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {dLH }}$ | Data-to-Pad HIGH |  | 2.4 |  | 2.7 |  | 3.1 |  | 3.6 |  | 5.1 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 2.9 |  | 3.2 |  | 3.6 |  | 4.3 |  | 6.0 | ns |
| tenzh | Enable Pad Z to HIGH |  | 2.7 |  | 2.9 |  | 3.3 |  | 3.9 |  | 5.5 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 2.9 |  | 3.2 |  | 3.7 |  | 4.3 |  | 6.1 | ns |
| tenhz | Enable Pad HIGH to Z |  | 4.9 |  | 5.4 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 5.3 |  | 5.9 |  | 6.7 |  | 7.9 |  | 11.1 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 4.2 |  | 4.6 |  | 5.2 |  | 6.1 |  | 8.6 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 4.2 |  | 4.6 |  | 5.2 |  | 6.1 |  | 8.6 | ns |
| tLSU | I/O Latch Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| tLH | I/O Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tlco | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 5.2 |  | 5.8 |  | 6.6 |  | 7.7 |  | 10.8 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 7.4 |  | 8.2 |  | 9.3 |  | 10.9 |  | 15.3 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Capacity Loading, LOW to HIGH |  | 0.03 |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.06 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacity Loading, HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.07 | ns/pF |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX09 Timing Characteristics (Nominal 3.3V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | ' -3 ' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ | Single Module |  | 1.6 |  | 1.8 |  | 2.1 |  | 2.5 |  | 3.5 | ns |
|  | Sequential Clock-to-Q |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.8 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ | Latch G-to-Q |  | 1.7 |  | 1.9 |  | 2.1 |  | 2.5 |  | 3.5 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset-to-Q |  | 2.0 |  | 2.2 |  | 2.5 |  | 2.9 |  | 4.1 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ | FO=1 Routing Delay |  | 1.0 |  | 1.1 |  | 1.2 |  | 1.4 |  | 2.0 | ns |
| $\mathrm{t}_{\mathrm{RD} 2}$ | FO=2 Routing Delay |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $\mathrm{t}_{\mathrm{RD} 3}$ | FO=3 Routing Delay |  | 1.6 |  | 1.8 |  | 2.0 |  | 2.4 |  | 3.3 | ns |
| $t_{\text {RD4 }}$ | FO=4 Routing Delay |  | 1.9 |  | 2.1 |  | 2.4 |  | 2.9 |  | 4.0 | ns |
| $t_{\text {RD8 }}$ | FO=8 Routing Delay |  | 3.2 |  | 3.6 |  | 4.1 |  | 4.8 |  | 6.7 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tsud }}$ | Flip-Flop (Latch) Data Input Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 0.9 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tsuena | Flip-Flop (Latch) Enable Set-Up | 0.6 |  | 0.6 |  | 0.7 |  | 0.8 |  | 1.2 |  | ns |
| $t_{\text {HENA }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| ${ }^{\text {tw }}$ LSKA | Flip-Flop (Latch) Clock Active Pulse Width | 4.7 |  | 5.3 |  | 6.0 |  | 7.0 |  | 9.8 |  | ns |
| ${ }^{\text {twas }}$ ( | Flip-Flop (Latch) Asynchronous Pulse Width | 6.2 |  | 6.9 |  | 7.8 |  | 9.2 |  | 12.9 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Flip-Flop Clock Input Period | 5.0 |  | 5.6 |  | 6.2 |  | 7.1 |  | 9.9 |  | ns |
| ${ }_{\text {tinh }}$ | Input Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tinsu | Input Buffer Latch Set-Up | 0.3 |  | 0.3 |  | 0.3 |  | 0.4 |  | 0.6 |  | ns |
| touth | Output Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| toutsu | Output Buffer Latch Set-Up | 0.3 |  | 0.3 |  | 0.3 |  | 0.4 |  | 0.6 |  | ns |
| $\mathrm{f}_{\text {max }}$ | Flip-Flop (Latch) Clock Frequency |  | 161 |  | 146 |  | 135 |  | 117 |  | 70 | MHz |

## Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.

40MX and 42 MX FPGA Families

A42MX09 Timing Characteristics (Nominal 3.3V Operation) (continued)
(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  |  | ' -3 ' Speed |  | '-2' Speed |  | ' -1 ' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ | Pad-to-Y HIGH |  |  | 1.5 |  | 1.6 |  | 1.8 |  | 2.17 |  | 3.0 | ns |
| $\mathrm{t}_{\mathrm{INYL}}$ | Pad-to-Y LOW |  |  | 1.2 |  | 1.3 |  | 1.4 |  | 1.7 |  | 2.4 | ns |
| tingh | G to Y HIGH |  |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\text {INGL }}$ | G to Y LOW |  |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tIRD1 | FO=1 Routing Delay |  |  | 2.8 |  | 3.2 |  | 3.6 |  | 4.2 |  | 5.9 | ns |
| tIRD2 | FO=2 Routing Delay |  |  | 3.2 |  | 3.5 |  | 4.0 |  | 4.7 |  | 6.6 | ns |
| tIRD3 | FO=3 Routing Delay |  |  | 3.5 |  | 3.9 |  | 4.4 |  | 5.2 |  | 7.3 | ns |
| tIRD4 | FO=4 Routing Delay |  |  | 3.9 |  | 4.3 |  | 4.9 |  | 5.7 |  | 8.0 | ns |
| tiRD8 | FO=8 Routing Delay |  |  | 5.2 |  | 5.8 |  | 6.6 |  | 7.7 |  | 10.8 | ns |
| Global Clock Network |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ CKH | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 4.1 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 5.1 \\ & 5.6 \end{aligned}$ |  | $\begin{aligned} & 6.0 \\ & 6.7 \end{aligned}$ |  | 8.4 9.3 | ns |
| ${ }^{\text {t }}$ KL | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 5.4 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 6.0 \end{aligned}$ |  | $\begin{aligned} & 6.2 \\ & 6.8 \end{aligned}$ |  | $\begin{aligned} & 7.3 \\ & 8.0 \end{aligned}$ |  | $\begin{aligned} & 10.2 \\ & 11.2 \end{aligned}$ | ns |
| $t_{\text {PWH }}$ | Minimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.9 \end{aligned}$ |  | $\begin{aligned} & 1.9 \\ & 2.1 \end{aligned}$ |  | $\begin{aligned} & 2.1 \\ & 2.3 \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ |  | 3.5 3.8 |  | ns |
| tpwL | Minimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.9 \end{aligned}$ |  | $\begin{aligned} & 1.9 \\ & 2.1 \end{aligned}$ |  | $\begin{aligned} & 2.1 \\ & 2.3 \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 3.8 \end{aligned}$ |  | ns |
| ${ }^{\text {t }}$ ¢KSw | Maximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ |  | 0.9 0.9 | ns |
| tsuext | Input Latch External Set-Up | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | 0.0 0.0 |  | 0.0 0.0 |  | 0.0 0.0 |  | 0.0 0.0 |  | 0.0 0.0 |  | ns |
| thext | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 3.7 \end{aligned}$ |  | $\begin{aligned} & 3.7 \\ & 4.1 \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 4.6 \end{aligned}$ |  | $\begin{aligned} & 4.9 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 6.9 \\ & 7.6 \end{aligned}$ |  | ns |
| tp | Minimum Period | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 6.1 \end{aligned}$ |  | $\begin{aligned} & 6.2 \\ & 6.8 \end{aligned}$ |  | $\begin{aligned} & 6.7 \\ & 7.4 \end{aligned}$ |  | $\begin{aligned} & 7.8 \\ & 8.5 \end{aligned}$ |  | $\begin{aligned} & 12.9 \\ & 14.2 \end{aligned}$ |  | ns |
| ${ }_{\text {f MAX }}$ | Maximum Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 177 \\ & 161 \end{aligned}$ |  | $\begin{aligned} & 161 \\ & 146 \end{aligned}$ |  | $\begin{aligned} & 148 \\ & 135 \end{aligned}$ |  | $\begin{aligned} & 129 \\ & 117 \end{aligned}$ |  | 77 70 | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

A42MX09 Timing Characteristics (Nominal 3.3V Operation) (continued)
(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 3.4 |  | 3.8 |  | 4.3 |  | 5.1 |  | 7.1 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 4.0 |  | 4.5 |  | 5.1 |  | 6.1 |  | 8.3 | ns |
| tenzi | Enable Pad Z to HIGH |  | 3.7 |  | 4.1 |  | 4.6 |  | 5.5 |  | 7.6 | ns |
| tenzl | Enable Pad Z to LOW |  | 4.1 |  | 4.5 |  | 5.1 |  | 6.1 |  | 8.5 | ns |
| tenhz | Enable Pad HIGH to Z |  | 6.9 |  | 7.6 |  | 8.6 |  | 10.2 |  | 14.2 | ns |
| tenlz | Enable Pad LOW to Z |  | 7.5 |  | 8.3 |  | 9.4 |  | 11.1 |  | 15.5 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 5.8 |  | 6.5 |  | 7.3 |  | 8.6 |  | 12.0 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 5.8 |  | 6.5 |  | 7.3 |  | 8.6 |  | 12.0 | ns |
| tLSU | I/O Latch Set-Up | 0.7 |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.4 |  | ns |
| tLH | I/O Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tlco | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 8.7 |  | 9.7 |  | 10.9 |  | 12.9 |  | 18.0 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 12.2 |  | 13.5 |  | 15.4 |  | 18.1 |  | 25.3 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Capacity Loading, LOW to HIGH |  | 0.00 |  | 0.00 |  | 0.00 |  | 0.10 |  | 0.01 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacity Loading, HIGH to LOW |  | 0.09 |  | 0.10 |  | 0.10 |  | 0.10 |  | 0.10 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 3.4 |  | 3.8 |  | 5.5 |  | 6.4 |  | 9.0 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 4.1 |  | 4.5 |  | 4.2 |  | 5.0 |  | 7.0 | ns |
| tenzh | Enable Pad Z to HIGH |  | 3.7 |  | 4.1 |  | 4.6 |  | 5.5 |  | 7.6 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 4.1 |  | 4.5 |  | 5.1 |  | 6.1 |  | 8.5 | ns |
| tenhz | Enable Pad HIGH to Z |  | 6.9 |  | 7.6 |  | 8.6 |  | 10.2 |  | 14.2 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 7.5 |  | 8.3 |  | 9.4 |  | 11.1 |  | 15.5 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 5.8 |  | 6.5 |  | 7.3 |  | 8.6 |  | 12.0 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 5.8 |  | 6.5 |  | 7.3 |  | 8.6 |  | 12.0 | ns |
| tLSU | I/O Latch Set-Up | 0.7 |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.4 |  | ns |
| tLH | I/O Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tlco | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 8.7 |  | 9.7 |  | 10.9 |  | 12.9 |  | 18.0 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 12.2 |  | 13.5 |  | 15.4 |  | 18.1 |  | 25.3 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Capacity Loading, LOW to HIGH |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.06 |  | 0.08 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Capacity Loading, HIGH to LOW |  | 0.05 |  | 0.05 |  | 0.06 |  | 0.07 |  | 0.10 | ns/pF |

## Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX16 Timing Characteristics (Nominal 5.0V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ | Single Module |  | 1.4 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.8 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Sequential Clock-to-Q |  | 1.4 |  | 1.6 |  | 1.8 |  | 2.1 |  | 3.0 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ | Latch G-to-Q |  | 1.4 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.8 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset-to-Q |  | 1.6 |  | 1.7 |  | 2.0 |  | 2.3 |  | 3.3 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RD1 }}$ | FO=1 Routing Delay |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.2 |  | 1.6 | ns |
| $t_{\text {RD2 }}$ | FO=2 Routing Delay |  | 1.0 |  | 1.2 |  | 1.3 |  | 1.5 |  | 2.1 | ns |
| $t_{\text {RD3 }}$ | FO=3 Routing Delay |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $t_{\text {RD4 }}$ | FO=4 Routing Delay |  | 1.6 |  | 1.7 |  | 2.0 |  | 2.3 |  | 3.2 | ns |
| $\mathrm{t}_{\text {RD8 }}$ | FO=8 Routing Delay |  | 2.6 |  | 2.9 |  | 3.2 |  | 3.8 |  | 5.3 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {Sud }}$ | Flip-Flop (Latch) Data Input Set-Up | 0.3 |  | 0.4 |  | 0.4 |  | 0.5 |  | 0.7 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tsuena | Flip-Flop (Latch) Enable Set-Up | 0.7 |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.4 |  | ns |
| $\mathrm{t}_{\text {HENA }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| twclea | Flip-Flop (Latch) Clock Active Pulse Width | 3.4 |  | 3.8 |  | 4.3 |  | 5.0 |  | 7.1 |  | ns |
| twasyn | Flip-Flop (Latch) Asynchronous Pulse Width | 4.5 |  | 5.0 |  | 5.6 |  | 6.6 |  | 9.2 |  | ns |
| $t_{\text {A }}$ | Flip-Flop Clock Input Period | 6.8 |  | 7.6 |  | 8.6 |  | 10.1 |  | 14.1 |  | ns |
| $\mathrm{t}_{\mathrm{NH}}$ | Input Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tinsu | Input Buffer Latch Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| touth | Output Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| toutsu | Output Buffer Latch Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| fmax | Flip-Flop (Latch) Clock Frequency |  | 215 |  | 1955 |  | 1795 |  | 1565 |  | 94 | MHz |

Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the $S$-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.

A42MX16 Timing Characteristics (Nominal 5.0V Operation) (continued)
(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$ )

|  |  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ | Pad-to-Y HIGH |  |  | 1.1 |  | 1.2 |  | 1.3 |  | 1.6 |  | 2.2 | ns |
| $\mathrm{t}_{\text {INYL }}$ | Pad-to-Y LOW |  |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.2 |  | 1.7 | ns |
| $\mathrm{t}_{\text {INGH }}$ | G to Y HIGH |  |  | 1.4 |  | 1.6 |  | 1.8 |  | 2.1 |  | 2.9 | ns |
| $\mathrm{t}_{\text {INGL }}$ | G to Y LOW |  |  | 1.4 |  | 1.6 |  | 1.8 |  | 2.1 |  | 2.9 | ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tIRD1 | $\mathrm{FO}=1$ Routing Delay |  |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 4.0 | ns |
| tIRD2 | $\mathrm{FO}=2$ Routing Delay |  |  | 2.1 |  | 2.3 |  | 2.6 |  | 3.1 |  | 4.3 | ns |
| tIRD3 | $\mathrm{FO}=3$ Routing Delay |  |  | 2.3 |  | 2.6 |  | 3.0 |  | 3.5 |  | 4.9 | ns |
| tIRD4 | $\mathrm{FO}=4$ Routing Delay |  |  | 2.6 |  | 3.0 |  | 3.3 |  | 3.9 |  | 5.4 | ns |
| tIRD8 | FO=8 Routing Delay |  |  | 3.6 |  | 4.0 |  | 4.6 |  | 5.4 |  | 7.5 | ns |
| Global Clock Network |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ CKH | Input LOW to HIGH | $\mathrm{FO}=32$ |  | 2.6 |  | 2.9 |  | 3.3 |  | 3.9 |  | 5.4 | ns |
|  |  | $\mathrm{FO}=384$ |  | 2.9 |  | 3.2 |  | 3.6 |  | 4.3 |  | 6.0 | ns |
| ${ }^{\text {c }}$ CKL | Input HIGH to LOW | $\mathrm{FO}=32$ |  | 3.8 |  | 4.2 |  | 4.8 |  | 5.6 |  | 7.8 | ns |
|  |  | $\mathrm{FO}=384$ |  | 4.5 |  | 5.0 |  | 5.6 |  | 6.6 |  | 9.2 | ns |
| $\mathrm{t}_{\text {PWH }}$ | Minimum Pulse Width | $\mathrm{FO}=32$ | 3.2 |  | 3.5 |  | 4.0 |  | 4.7 |  | 6.6 |  | ns |
|  | HIGH | $\mathrm{FO}=384$ | 3.7 |  | 4.1 |  | 4.59 |  | 5.4 |  | 7.6 |  | ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width LOW | $\mathrm{FO}=32$ | 3.2 |  | 3.5 |  | 4.0 |  | 4.7 |  | 6.6 |  | ns |
|  |  | $\mathrm{FO}=384$ | 3.7 |  | 4.1 |  | 4.6 |  | 5.4 |  | 7.6 |  | ns |
| tCKSW | Maximum Skew | $\mathrm{FO}=32$ |  | 0.3 |  | 0.4 |  | 0.4 |  | 0.5 |  | 0.7 | ns |
|  |  | $\mathrm{FO}=384$ |  | 0.3 |  | 0.4 |  | 0.4 |  | 0.5 |  | 0.7 | ns |
| tsUEXT | Input Latch External Set-Up | $\mathrm{FO}=32$ | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
|  |  | $\mathrm{FO}=384$ | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| thext | Input Latch External Hold | $\mathrm{FO}=32$ | 2.8 |  | 3.1 |  | 5.5 |  | 4.1 |  | 5.7 |  | ns |
|  |  | $\mathrm{FO}=384$ | 3.2 |  | 3.5 |  | 4.0 |  | 4.7 |  | 6.6 |  | ns |
| $t_{p}$ | Minimum Period | $\mathrm{FO}=32$ | 4.2 |  | 4.67 |  | 5.1 |  | 5.8 |  | 9.7 |  | ns |
|  |  | $\mathrm{FO}=384$ | 4.6 |  | 5.1 |  | 5.6 |  | 6.4 |  | 10.7 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | $\mathrm{FO}=32$ |  | 237 |  | 215 |  | 198 |  | 172 |  | 103 | MHz |
|  |  | $\mathrm{FO}=384$ |  | 215 |  | 195 |  | 179 |  | 156 |  | 94 | MHz |

Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A42MX16 Timing Characteristics (Nominal 5.0V Operation) (continued) <br> (Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | ' -3 ' Speed |  | ' -2 ' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {dL }}$ | Data-to-Pad HIGH |  | 2.5 |  | 2.8 |  | 3.2 |  | 3.7 |  | 5.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 3.0 |  | 3.3 |  | 3.7 |  | 4.4 |  | 6.1 | ns |
| tenzh | Enable Pad Z to HIGH |  | 2.7 |  | 3.0 |  | 3.4 |  | 4.0 |  | 5.6 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 3.0 |  | 3.3 |  | 3.8 |  | 4.4 |  | 6.2 | ns |
| tenhz | Enable Pad HIGH to Z |  | 5.4 |  | 6.0 |  | 6.8 |  | 8.0 |  | 11.2 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 5.0 |  | 5.6 |  | 6.3 |  | 7.4 |  | 10.4 | ns |
| $\mathrm{t}_{\mathrm{GL}} \mathrm{H}$ | G-to-Pad HIGH |  | 2.9 |  | 3.2 |  | 3.6 |  | 4.3 |  | 6.0 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 2.9 |  | 3.2 |  | 3.6 |  | 4.3 |  | 6.0 | ns |
| tlco | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 5.7 |  | 6.3 |  | 7.1 |  | 8.4 |  | 11.9 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 8.0 |  | 8.9 |  | 10.1 |  | 11.9 |  | 16.7 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.03 |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.06 | ns/pF |
| $\mathrm{d}_{\text {TLL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.07 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {dL }}$ | Data-to-Pad HIGH |  | 3.2 |  | 3.6 |  | 4.0 |  | 4.7 |  | 6.6 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 2.5 |  | 2.7 |  | 3.1 |  | 3.6 |  | 5.1 | ns |
| $t_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 2.7 |  | 3.0 |  | 3.4 |  | 4.0 |  | 5.6 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 3.0 |  | 3.3 |  | 3.8 |  | 4.4 |  | 6.2 | ns |
| tenhz | Enable Pad HIGH to Z |  | 5.4 |  | 6.0 |  | 6.8 |  | 8.0 |  | 11.2 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 5.0 |  | 5.6 |  | 6.3 |  | 7.4 |  | 10.4 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 5.1 |  | 5.6 |  | 6.4 |  | 7.5 |  | 10.5 | ns |
| $\mathrm{t}_{\text {GHL }}$ | G-to-Pad LOW |  | 5.1 |  | 5.6 |  | 6.4 |  | 7.5 |  | 10.5 | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 5.7 |  | 6.3 |  | 7.1 |  | 8.4 |  | 11.9 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 8.0 |  | 8.9 |  | 10.1 |  | 11.9 |  | 16.7 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.03 |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.06 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.07 | ns/pF |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX16 Timing Characteristics (Nominal 3.3V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | ' -3 ' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ | Single Module |  | 1.9 |  | 2.1 |  | 2.4 |  | 2.8 |  | 4.0 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Sequential Clock-to-Q |  | 2.0 |  | 2.2 |  | 2.5 |  | 3.0 |  | 4.2 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ | Latch G-to-Q |  | 1.9 |  | 2.1 |  | 2.4 |  | 2.8 |  | 4.0 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset-to-Q |  | 2.2 |  | 2.4 |  | 2.8 |  | 3.3 |  | 4.6 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ | FO=1 Routing Delay |  | 1.1 |  | 1.2 |  | 1.4 |  | 1.6 |  | 2.3 | ns |
| $t_{\text {RD2 }}$ | FO=2 Routing Delay |  | 1.5 |  | 1.6 |  | 1.8 |  | 2.1 |  | 3.0 | ns |
| $\mathrm{t}_{\mathrm{RD} 3}$ | FO=3 Routing Delay |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.8 | ns |
| $\mathrm{t}_{\mathrm{RD} 4}$ | FO=4 Routing Delay |  | 2.2 |  | 2.4 |  | 2.7 |  | 3.2 |  | 4.5 | ns |
| $t_{\text {RD8 }}$ | FO=8 Routing Delay |  | 3.6 |  | 4.0 |  | 4.5 |  | 5.3 |  | 7.5 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SUD }}$ | Flip-Flop (Latch) Data Input Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 0.9 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tsuena | Flip-Flop (Latch) Enable Set-Up | 1.0 |  | 1.1 |  | 1.2 |  | 1.4 |  | 2.0 |  | ns |
| $t_{\text {HENA }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| twclka | Flip-Flop (Latch) Clock Active Pulse Width | 4.8 |  | 5.3 |  | 6.0 |  | 7.1 |  | 9.9 |  | ns |
| twasyn | Flip-Flop (Latch) Asynchronous Pulse Width | 6.2 |  | 6.9 |  | 7.9 |  | 9.2 |  | 12.9 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Flip-Flop Clock Input Period | 9.5 |  | 10.6 |  | 12.0 |  | 14.1 |  | 19.8 |  | ns |
| $\mathrm{t}_{\mathrm{NH}}$ | Input Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tinsu | Input Buffer Latch Set-Up | 0.7 |  | 0.8 |  | 0.9 |  | 1.01 |  | 1.4 |  | ns |
| touth | Output Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| toutsu | Output Buffer Latch Set-Up | 0.7 |  | 0.8 |  | 0.89 |  | 1.01 |  | 1.4 |  | ns |
| $\mathrm{f}_{\text {max }}$ | Flip-Flop (Latch) Clock Frequency |  | 129 |  | 117 |  | 108 |  | 94 |  | 56 | MHz |

## Notes:

1. For dual-module macros use tPD1 $+t R D 1+t P D n, t C 0+t R D 1+t P D n$, or $t P D 1+t R D 1+t S U D$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

40MX and 42 MX FPGA Families

## A42MX16 Timing Characteristics (Nominal 3.3V Operation) (continued) <br> (Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=7 \mathbf{0}^{\circ} \mathrm{C}$ )



Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

A42MX16 Timing Characteristics (Nominal 3.3V Operation) (continued)
(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dLH }}$ | Data-to-Pad HIGH |  | 3.5 |  | 3.9 |  | 4.4 |  | 5.2 |  | 7.3 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 4.1 |  | 4.6 |  | 5.2 |  | 6.1 |  | 8.6 | ns |
| tenzh | Enable Pad Z to HIGH |  | 3.8 |  | 4.2 |  | 4.8 |  | 5.6 |  | 7.8 | ns |
| tenzl | Enable Pad Z to LOW |  | 4.2 |  | 4.6 |  | 5.3 |  | 6.2 |  | 8.7 | ns |
| tenhz | Enable Pad HIGH to Z |  | 7.6 |  | 8.4 |  | 9.5 |  | 11.2 |  | 15.7 | ns |
| tenlz | Enable Pad LOW to Z |  | 7.0 |  | 7.8 |  | 8.8 |  | 10.4 |  | 14.5 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 4.8 |  | 5.3 |  | 6.0 |  | 7.2 |  | 10.0 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 4.8 |  | 5.3 |  | 6.0 |  | 7.2 |  | 10.0 | ns |
| tcoo | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 8.0 |  | 8.9 |  | 10.1 |  | 11.9 |  | 16.7 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 11.3 |  | 12.5 |  | 14.2 |  | 16.7 |  | 23.3 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.06 |  | 0.08 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.05 |  | 0.05 |  | 0.06 |  | 0.07 |  | 0.10 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 4.5 |  | 5.0 |  | 5.6 |  | 6.6 |  | 9.3 | ns |
| $\mathrm{t}_{\mathrm{DHL}}$ | Data-to-Pad LOW |  | 3.4 |  | 3.8 |  | 4.3 |  | 5.1 |  | 7.1 | ns |
| tenzi | Enable Pad Z to HIGH |  | 3.8 |  | 4.2 |  | 4.8 |  | 5.6 |  | 7.8 | ns |
| tenzl | Enable Pad Z to LOW |  | 4.2 |  | 4.6 |  | 5.3 |  | 6.2 |  | 8.7 | ns |
| tenhz | Enable Pad HIGH to Z |  | 7.6 |  | 8.4 |  | 9.5 |  | 11.2 |  | 15.7 | ns |
| tenlz | Enable Pad LOW to Z |  | 7.0 |  | 7.8 |  | 8.8 |  | 10.4 |  | 14.5 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 7.1 |  | 7.9 |  | 8.9 |  | 10.5 |  | 14.7 | ns |
| $\mathrm{t}_{\text {GHL }}$ | G-to-Pad LOW |  | 7.1 |  | 7.9 |  | 8.9 |  | 10.5 |  | 14.7 | ns |
| tlco | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 8.0 |  | 8.9 |  | 10.1 |  | 11.9 |  | 16.7 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 11.3 |  | 12.5 |  | 14.2 |  | 16.7 |  | 23.3 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.06 |  | 0.08 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.05 |  | 0.05 |  | 0.06 |  | 0.07 |  | 0.10 | ns/pF |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX24 Timing Characteristics (Nominal 5.0V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A42MX24 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A42MX24 Timing Characteristics (Nominal 5.0V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{4 . 7 5 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | ' -3 ' Speed |  | '-2'Speed |  | ' -1 ' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {DLH }}$ | Data-to-Pad HIGH |  | 2.4 |  | 2.7 |  | 3.1 |  | 3.6 |  | 5.1 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 2.8 |  | 3.2 |  | 3.6 |  | 4.2 |  | 5.9 | ns |
| $t_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 2.5 |  | 2.8 |  | 3.2 |  | 3.8 |  | 5.3 | ns |
| $t_{\text {ENZL }}$ | Enable Pad $Z$ to LOW |  | 2.8 |  | 3.1 |  | 3.5 |  | 4.2 |  | 5.9 | ns |
| $t_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 5.2 |  | 5.7 |  | 6.5 |  | 7.6 |  | 10.7 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 4.8 |  | 5.3 |  | 6.0 |  | 7.1 |  | 9.9 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 2.9 |  | 3.2 |  | 3.6 |  | 4.3 |  | 6.0 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 2.9 |  | 3.2 |  | 3.6 |  | 4.3 |  | 6.0 | ns |
| tLSU | I/O Latch Output Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {LH }}$ | I/O Latch Output Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) $32 \text { I/O }$ |  | 5.6 |  | 6.1 |  | 6.9 |  | 8.1 |  | 11.4 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 10.6 |  | 11.8 |  | 13.4 |  | 15.7 |  | 22.0 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.04 |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.07 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {TLL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.03 |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.06 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ LH | Data-to-Pad HIGH |  | 3.1 |  | 3.5 |  | 3.9 |  | 4.6 |  | 6.4 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 2.4 |  | 2.6 |  | 3.0 |  | 3.5 |  | 4.9 | ns |
| $t_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 2.5 |  | 2.8 |  | 3.2 |  | 3.8 |  | 5.3 | ns |
| tenzl | Enable Pad Z to LOW |  | 2.8 |  | 3.1 |  | 3.5 |  | 4.2 |  | 5.8 | ns |
| tenhz | Enable Pad HIGH to Z |  | 5.2 |  | 5.7 |  | 6.5 |  | 7.6 |  | 10.7 | ns |
| tenlz | Enable Pad LOW to Z |  | 4.8 |  | 5.3 |  | 6.0 |  | 7.1 |  | 9.9 | ns |
| $\mathrm{t}_{\mathrm{GL}} \mathrm{H}^{\text {l }}$ | G-to-Pad HIGH |  | 4.9 |  | 5.4 |  | 6.2 |  | 7.2 |  | 10.1 | ns |
| ${ }^{\text {tGHL }}$ | G-to-Pad LOW |  | 4.9 |  | 5.4 |  | 6.2 |  | 7.2 |  | 10.1 | ns |
| tLSU | I/O Latch Set-Up | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| tLH | I/O Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) $32 \text { I/O }$ |  | 5.5 |  | 6.1 |  | 6.9 |  | 8.1 |  | 11.3 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 10.6 |  | 11.8 |  | 13.4 |  | 15.7 |  | 22.0 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.04 |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.07 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.03 |  | 0.03 |  | 0.03 |  | 0.04 |  | 0.06 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX24 Timing Characteristics (Nominal 3.3V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2'Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Logic Module Combinatorial Functions ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Internal Array Module Delay |  | 2.0 |  | 1.8 |  | 2.1 |  | 2.5 |  | 3.4 | ns |
| tPDD | Internal Decode Module Delay |  | 1.1 |  | 2.2 |  | 2.5 |  | 3.0 |  | 4.2 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| trD1 | FO=1 Routing Delay |  | 1.7 |  | 1.3 |  | 1.4 |  | 1.7 |  | 2.3 | ns |
| $\mathrm{t}_{\mathrm{RD} 2}$ | FO=2 Routing Delay |  | 2.0 |  | 1.6 |  | 1.8 |  | 2.1 |  | 3.0 | ns |
| $\mathrm{t}_{\text {RD3 }}$ | FO=3 Routing Delay |  | 1.1 |  | 2.0 |  | 2.2 |  | 2.6 |  | 3.7 | ns |
| $\mathrm{t}_{\mathrm{RD} 4}$ | FO=4 Routing Delay |  | 1.5 |  | 2.3 |  | 2.6 |  | 3.1 |  | 4.3 | ns |
| trD5 | FO=8 Routing Delay |  | 1.8 |  | 3.7 |  | 4.2 |  | 5.0 |  | 7.0 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{co}}$ | Flip-Flop Clock-to-Output |  | 2.1 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ | Latch Gate-to-Output |  | 3.4 |  | 1.9 |  | 2.1 |  | 2.5 |  | 3.4 | ns |
| $\mathrm{t}_{\text {SU }}$ | Flip-Flop (Latch) Set-Up Time | 0.4 |  | 0.5 |  | 0.6 |  | 0.7 |  | 0.9 |  | ns |
| $\mathrm{th}_{\mathrm{H}}$ | Flip-Flop (Latch) Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tro | Flip-Flop (Latch) Reset-to-Output |  | 2.0 |  | 2.2 |  | 2.5 |  | 2.9 |  | 4.1 | ns |
| tsuena | Flip-Flop (Latch) Enable Set-Up | 0.6 |  | 0.6 |  | 0.7 |  | 0.8 |  | 1.2 |  | ns |
| thena | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| twCLKA | Flip-Flop (Latch) Clock Active Pulse Width | 4.6 |  | 5.2 |  | 5.8 |  | 6.9 |  | 9.6 |  | ns |
| twasyn | Flip-Flop (Latch) Asynchronous Pulse Width | 6.1 |  | 6.8 |  | 7.7 |  | 9.0 |  | 12.6 |  | ns |

## Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the $S$-module. Timing parameters for sequential macros constructed from $C$-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A42MX24 Timing Characteristics (Nominal 3.3V Operation) (continued)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{C c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=7 \mathbf{0}^{\circ} \mathrm{C}$ )


## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

A42MX24 Timing Characteristics (Nominal 3.3V Operation) (continued)
(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=3.0 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=7 \mathbf{0}^{\circ} \mathrm{C}$ )

|  |  | - 3 Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 3.4 |  | 3.8 |  | 4.3 |  | 5.0 |  | 7.1 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 4.0 |  | 4.4 |  | 5.0 |  | 5.9 |  | 8.3 | ns |
| tenzh | Enable Pad Z to HIGH |  | 3.6 |  | 4.0 |  | 4.5 |  | 5.3 |  | 7.4 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 3.9 |  | 4.4 |  | 5.0 |  | 5.8 |  | 8.2 | ns |
| $t_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 7.2 |  | 8.0 |  | 9.07 |  | 10.7 |  | 14.9 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 6.7 |  | 7.5 |  | 8.5 |  | 9.9 |  | 13.9 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 4.8 |  | 5.3 |  | 6.0 |  | 7.2 |  | 10.0 | ns |
| $\mathrm{t}_{\text {GHL }}$ | G-to-Pad LOW |  | 4.8 |  | 5.3 |  | 6.0 |  | 7.2 |  | 10.0 | ns |
| tisu | I/O Latch Output Set-Up | 0.7 |  | 0.7 |  | 0.8 |  | 1.0 |  | 1.4 |  | ns |
| tLH | I/O Latch Output Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tlco | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 7.67 |  | 8.5 |  | 9.6 |  | 11.3 |  | 15.9 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 14.8 |  | 16.5 |  | 18.7 |  | 22.0 |  | 30.8 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.05 |  | 0.05 |  | 0.06 |  | 0.07 |  | 0.10 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.06 |  | 0.08 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 4.8 |  | 5.3 |  | 5.5 |  | 6.4 |  | 9.0 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 3.5 |  | 3.9 |  | 4.1 |  | 4.9 |  | 6.8 | ns |
| tenzh | Enable Pad Z to HIGH |  | 3.6 |  | 4.0 |  | 4.5 |  | 5.3 |  | 7.4 | ns |
| tenzl | Enable Pad Z to LOW |  | 3.4 |  | 4.0 |  | 5.0 |  | 5.8 |  | 8.2 | ns |
| tenhz | Enable Pad HIGH to Z |  | 7.2 |  | 8.0 |  | 9.01 |  | 10.7 |  | 14.9 | ns |
| tenlz | Enable Pad LOW to Z |  | 6.7 |  | 7.5 |  | 8.5 |  | 9.9 |  | 13.9 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 6.8 |  | 7.6 |  | 8.6 |  | 10.1 |  | 14.2 | ns |
| ${ }^{\text {tGHL}}$ | G-to-Pad LOW |  | 6.8 |  | 7.6 |  | 8.6 |  | 10.1 |  | 14.2 | ns |
| tLSU | I/O Latch Set-Up | 0.7 |  | 0.7 |  | 0.8 |  | 1.0 |  | 1.4 |  | ns |
| tLH | I/O Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) $32 \text { I/O }$ |  | 7.7 |  | 8.5 |  | 9.6 |  | 11.3 |  | 15.9 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out <br> (Pad-to-Pad) <br> 32 I/O |  | 14.8 |  | 16.5 |  | 18.7 |  | 22.0 |  | 30.8 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.05 |  | 0.05 |  | 0.06 |  | 0.07 |  | 0.10 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.04 |  | 0.04 |  | 0.05 |  | 0.06 |  | 0.08 | ns/pF |

## Notes:

[^0]
## A42MX36 Timing Characteristics (Nominal 5.0V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  | '-3' Speed |  | '-2' Speed |  | ' -1 ' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Combinatorial Functions ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }} \quad$ Internal Array Module Delay |  | 1.3 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.7 | ns |
| tpdo Internal Decode Module Delay |  | 1.6 |  | 1.8 |  | 2.0 |  | 2.4 |  | 3.3 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RD1 }} \quad \mathrm{FO}=1$ Routing Delay |  | 0.9 |  | 1.0 |  | 1.2 |  | 1.4 |  | 2.0 | ns |
| trD2 FO=2 Routing Delay |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $\mathrm{t}_{\text {RD3 }} \quad \mathrm{FO}=3$ Routing Delay |  | 1.6 |  | 1.8 |  | 2.0 |  | 2.4 |  | 3.4 | ns |
| tri4 FO=4 Routing Delay |  | 2.0 |  | 2.2 |  | 2.5 |  | 2.9 |  | 4.1 | ns |
| trD5 $\quad$ FO=8 Routing Delay |  | 3.3 |  | 3.7 |  | 4.2 |  | 4.9 |  | 6.9 | ns |
| $t_{\text {RDD }}$ Decode-to-Output Routing Delay |  | 0.3 |  | 0.4 |  | 0.4 |  | 0.5 |  | 0.7 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CO}} \quad$ Flip-Flop Clock-to-Output |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ Latch Gate-to-Output |  | 1.3 |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| tsu Flip-Flop (Latch) Set-Up Time | 0.3 |  | 0.34 |  | 0.4 |  | 0.5 |  | 0.7 |  | ns |
| $t_{H} \quad$ Flip-Flop (Latch) Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tro Flip-Flop (Latch) Reset-to-Output |  | 1.6 |  | 1.7 |  | 2.0 |  | 2.3 |  | 3.2 | ns |
| tsuena Flip-Flop (Latch) Enable Set-Up | 0.7 |  | 0.8 |  | 0.9 |  | 1.0 |  | 1.4 |  | ns |
| $t_{\text {HeNA }}$ Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| twclka Flip-Flop (Latch) Clock Active Pulse Width | 3.3 |  | 3.7 |  | 4.2 |  | 4.9 |  | 6.9 |  | ns |
| $\begin{array}{ll}\text { twasyn } & \begin{array}{l}\text { Flip-Flop (Latch) Asynchronous Pulse } \\ \text { Width }\end{array}\end{array}$ | 4.4 |  | 4.8 |  | 5.5 |  | 6.4 |  | 9.0 |  | ns |

## Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.

## A42MX36 Timing Characteristics (Nominal 5.0V Operation) (continued) <br> (Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

| Logic Module Timing | '-3' Speed | '-2' Speed | '-1'Speed | 'Std’ Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Synchronous SRAM Operations |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}} \quad$ Read Cycle Time | 6.8 | 7.5 | 8.5 | 10.0 | 14.0 | ns |
| twc Write Cycle Time | 6.8 | 7.5 | 8.5 | 10.0 | 14.0 | ns |
| $\mathrm{t}_{\text {RCKHL }} \quad$ Clock HIGH/LOW Time | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns |
| $t_{\text {RCO }}$ Data Valid After Clock HIGH/LOW | 3.4 | 3.78 | 4.3 | 5.0 | 7.0 | ns |
| tadsu Address/Data Set-Up Time | 1.6 | 1.8 | 2.0 | 2.4 | 3.4 | ns |
| $\mathrm{t}_{\text {ADH }} \quad$ Address/Data Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns |
| trensu Read Enable Set-Up | 0.6 | 0.7 | 0.8 | 0.9 | 1.3 | ns |
| $t_{\text {RENH }} \quad$ Read Enable Hold | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns |
| twensu Write Enable Set-Up | 2.7 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| twenh Write Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns |
| $t_{\text {BENS }} \quad$ Block Enable Set-Up | 2.8 | 3.1 | 3.5 | 4.1 | 5.7 | ns |
| $t_{\text {BENH }} \quad$ Block Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns |
| Asynchronous SRAM Operations |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RPD }}$ Asynchronous Access Time | 8.1 | 9.0 | 10.2 | 12.0 | 16.8 | ns |
| trindiv Read Address Valid | 8.8 | 9.8 | 11.1 | 13.0 | 18.2 | ns |
| $t_{\text {ADSU }} \quad$ Address/Data Set-Up Time | 1.6 | 1.8 | 2.0 | 2.4 | 3.4 | ns |
| $\mathrm{t}_{\text {ADH }} \quad$ Address/Data Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns |
| $t_{\text {RENSUA }} \quad$ Read Enable Set-Up to Address Valid | 0.6 | 0.7 | 0.8 | 0.9 | 1.3 | ns |
| $t_{\text {RENHA }}$ Read Enable Hold | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns |
| twensu Write Enable Set-Up | 2.7 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| twenh Write Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns |
| $\mathrm{t}_{\mathrm{DOH}} \quad$ Data Out Hold Time | 1.2 | 1.34 | 1.5 | 1.8 | 2.5 | ns |

## A42MX36 Timing Characteristics (Nominal 5.0V Operation) (continued) <br> (Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )



## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

A42MX36 Timing Characteristics (Nominal 5.0V Operation) (continued)
(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{4 . 7 5 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )


## Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX36 Timing Characteristics (Nominal 3.3V Operation)

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=7 \mathbf{0}^{\circ} \mathrm{C}$ )

|  | ' -3 ' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Logic Module Combinatorial Functions ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }}$ Internal Array Module Delay |  | 1.9 |  | 2.1 |  | 2.3 |  | 2.7 |  | 3.8 | ns |
| $t_{\text {tPD }} \quad$ Internal Decode Module Delay |  | 2.2 |  | 2.5 |  | 2.8 |  | 3.3 |  | 4.7 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RD1 }} \quad \mathrm{FO}=1$ Routing Delay |  | 1.3 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.7 | ns |
| $t_{\text {RD2 }} \quad \mathrm{FO}=2$ Routing Delay |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\text {RD3 }} \quad \mathrm{FO}=3$ Routing Delay |  | 2.3 |  | 2.5 |  | 2.8 |  | 3.4 |  | 4.7 | ns |
| $t_{\text {RD4 }} \quad \mathrm{FO}=4$ Routing Delay |  | 2.8 |  | 3.1 |  | 3.5 |  | 4.1 |  | 5.7 | ns |
| $\mathrm{t}_{\text {RD5 }} \quad \mathrm{FO}=8$ Routing Delay |  | 4.6 |  | 5.2 |  | 5.8 |  | 6.9 |  | 9.6 | ns |
| trdD Decode-to-Output Routing Delay |  | 0.5 |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CO}} \quad$ Flip-Flop Clock-to-Output |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| $\mathrm{t}_{\mathrm{GO}} \quad$ Latch Gate-to-Output |  | 1.8 |  | 2.0 |  | 2.3 |  | 2.7 |  | 3.7 | ns |
| tsu Flip-Flop (Latch) Set-Up Time | 0.4 |  | 0.5 |  | 0.6 |  | 0.7 |  | 0.9 |  | ns |
| $\mathrm{t}_{\mathrm{H}} \quad$ Flip-Flop (Latch) Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $t_{\text {RO }} \quad$ Flip-Flop (Latch) Reset-to-Output |  | 2.2 |  | 2.4 |  | 2.7 |  | 3.2 |  | 4.5 | ns |
| tsuena Flip-Flop (Latch) Enable Set-Up | 1.0 |  | 1.1 |  | 1.2 |  | 1.4 |  | 2.0 |  | ns |
| thena Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| ${ }^{\text {tw }}$ wclka $\quad \begin{aligned} & \text { Flip-Flop (Latch) Clock Active Pulse } \\ & \text { Width }\end{aligned}$ | 4.6 |  | 5.2 |  | 5.8 |  | 6.9 |  | 9.6 |  | ns |
| twasyn Flip-Flop (Latch) Asynchronous Pulse Width | 6.1 |  | 6.8 |  | 7.7 |  | 9.0 |  | 12.6 |  | ns |

## Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.

## A42MX36 Timing Characteristics (Nominal 3.3V Operation) (continued) <br> (Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

| Logic Module Timing |  | ' -3 ' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Synchronous SRAM Operations |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 9.5 |  | 10.5 |  | 11.9 |  | 14.0 |  | 19.6 |  | ns |
| twc | Write Cycle Time | 9.5 |  | 10.5 |  | 11.9 |  | 14.0 |  | 19.6 |  | ns |
| $\mathrm{t}_{\text {RCKHL }}$ | Clock HIGH/LOW Time | 4.8 |  | 5.3 |  | 6.0 |  | 7.0 |  | 9.8 |  | ns |
| $\mathrm{t}_{\text {RCO }}$ | Data Valid After Clock HIGH/LOW |  | 4.8 |  | 5.3 |  | 6.0 |  | 7.0 |  | 9.8 | ns |
| $\mathrm{t}_{\text {ADSU }}$ | Address/Data Set-Up Time | 2.3 |  | 2.5 |  | 2.8 |  | 3.4 |  | 4.8 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| trensu | Read Enable Set-Up | 0.9 |  | 1.0 |  | 1.1 |  | 1.3 |  | 1.8 |  | ns |
| trenh | Read Enable Hold | 4.8 |  | 5.3 |  | 6.0 |  | 7.0 |  | 9.8 |  | ns |
| twensu | Write Enable Set-Up | 3.8 |  | 4.2 |  | 4.8 |  | 5.6 |  | 7.8 |  | ns |
| twENH | Write Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $t_{\text {bens }}$ | Block Enable Set-Up | 3.9 |  | 4.3 |  | 4.9 |  | 5.7 |  | 8.0 |  | ns |
| tbenh | Block Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| Asynchronous SRAM Operations |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RPD }}$ | Asynchronous Access Time |  | 11.3 |  | 12.6 |  | 14.3 |  | 16.8 |  | 23.5 | ns |
| trdadv | Read Address Valid | 12.3 |  | 13.7 |  | 15.5 |  | 18.2 |  | 25.5 |  | ns |
| $t_{\text {ADSU }}$ | Address/Data Set-Up Time | 2.3 |  | 2.5 |  | 2.8 |  | 3.4 |  | 4.8 |  | ns |
| $t_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $t_{\text {Rensua }}$ | Read Enable Set-Up to Address Valid | 0.9 |  | 1.0 |  | 1.1 |  | 1.3 |  | 1.8 |  | ns |
| trenha | Read Enable Hold | 4.8 |  | 5.3 |  | 6.0 |  | 7.0 |  | 9.8 |  | ns |
| twensu | Write Enable Set-Up | 3.8 |  | 4.2 |  | 4.8 |  | 5.6 |  | 7.8 |  | ns |
| twenh | Write Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Out Hold Time |  | 1.8 |  | 2.0 |  | 2.1 |  | 2.5 |  | 3.5 | ns |

## A42MX36 Timing Characteristics (Nominal 3.3V Operation) (continued) <br> (Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )



## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

A42MX36 Timing Characteristics (Nominal 3.3V Operation) (continued)
(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )


## Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX36 Timing Characteristics (Nominal 5.0V Operation)

(Worst-Case Military Conditions, $V_{c c}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Logic Module Combinatorial Functions ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |
| tPD | Internal Array Module Delay |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.7 | ns |
| tpdo | Internal Decode Module Delay |  | 1.8 |  | 2.0 |  | 2.4 |  | 3.3 | ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RD1 }}$ | FO=1 Routing Delay |  | 1.0 |  | 1.2 |  | 1.4 |  | 2.0 | ns |
| $\mathrm{t}_{\mathrm{RD} 2}$ | FO=2 Routing Delay |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $\mathrm{t}_{\text {RD3 }}$ | FO=3 Routing Delay |  | 1.8 |  | 2.0 |  | 2.4 |  | 3.4 | ns |
| $\mathrm{t}_{\text {RD4 }}$ | FO=4 Routing Delay |  | 2.2 |  | 2.5 |  | 2.9 |  | 4.1 | ns |
| $t_{\text {RD5 }}$ | FO=8 Routing Delay |  | 3.7 |  | 4.2 |  | 4.9 |  | 6.9 | ns |
| $t_{\text {RDD }}$ | Decode-to-Output Routing Delay |  | 0.4 |  | 0.4 |  | 0.5 |  | 0.7 | ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{c}}$ | Flip-Flop Clock-to-Output |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| $\mathrm{t}_{\mathrm{GO}}$ | Latch Gate-to-Output |  | 1.4 |  | 1.6 |  | 1.9 |  | 2.7 | ns |
| tsu | Flip-Flop (Latch) Set-Up Time | 0.4 |  | 0.4 |  | 0.5 |  | 0.7 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Flip-Flop (Latch) Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | Flip-Flop (Latch) Reset-to-Output |  | 1.7 |  | 2.0 |  | 2.3 |  | 3.2 | ns |
| tsuena | Flip-Flop (Latch) Enable Set-Up | 0.8 |  | 0.9 |  | 1.0 |  | 1.4 |  | ns |
| $t_{\text {tena }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| twclka | Flip-Flop (Latch) Clock Active Pulse Width | 3.7 |  | 4.2 |  | 4.9 |  | 6.9 |  | ns |
| twasyn | Flip-Flop (Latch) Asynchronous Pulse Width | 4.8 |  | 5.5 |  | 6.4 |  | 9.0 |  | ns |

## Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate..
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.

A42MX36 Timing Characteristics (Nominal 5.0V Operation) (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

| Logic Module Timing |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Synchronous SRAM Operations |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 7.5 |  | 8.5 |  | 10.0 |  | 14.0 |  | ns |
| twc | Write Cycle Time | 7.5 |  | 8.5 |  | 10.0 |  | 14.0 |  | ns |
| $\mathrm{t}_{\text {RCKHL }}$ | Clock HIGH/LOW Time | 3.8 |  | 4.3 |  | 5.0 |  | 7.0 |  | ns |
| $\mathrm{t}_{\mathrm{RCO}}$ | Data Valid After Clock HIGH/LOW |  | 3.8 |  | 4.3 |  | 5.0 |  | 7.0 | ns |
| $\mathrm{t}_{\text {ADSU }}$ | Address/Data Set-Up Time | 1.8 |  | 2.0 |  | 2.4 |  | 3.4 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| trensu | Read Enable Set-Up | 0.7 |  | 0.8 |  | 0.9 |  | 1.3 |  | ns |
| $t_{\text {RENH }}$ | Read Enable Hold | 3.8 |  | 4.3 |  | 5.0 |  | 7.0 |  | ns |
| twensu | Write Enable Set-Up | 3.0 |  | 3.4 |  | 4.0 |  | 5.6 |  | ns |
| twenh | Write Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tbens | Block Enable Set-Up | 3.1 |  | 3.5 |  | 4.1 |  | 5.7 |  | ns |
| $t_{\text {ben }}$ | Block Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| Asynchronous SRAM Operations |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RPD }}$ | Asynchronous Access Time |  | 9.0 |  | 10.2 |  | 12.0 |  | 16.8 | ns |
| triadv | Read Address Valid | 9.8 |  | 11.1 |  | 13.0 |  | 18.2 |  | ns |
| $\mathrm{t}_{\text {ADSU }}$ | Address/Data Set-Up Time | 1.8 |  | 2.1 |  | 2.4 |  | 3.4 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $t_{\text {RENSUA }}$ | Read Enable Set-Up to Address Valid | 0.7 |  | 0.8 |  | 0.9 |  | 1.3 |  | ns |
| trenha | Read Enable Hold | 3.8 |  | 4.3 |  | 5.0 |  | 7.0 |  | ns |
| ${ }^{\text {t wensu }}$ | Write Enable Set-Up | 3.0 |  | 3.4 |  | 4.0 |  | 5.6 |  | ns |
| ${ }^{\text {t WENH }}$ | Write Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Out Hold Time |  | 1.4 |  | 1.5 |  | 1.8 |  | 2.5 | ns |

## A42MX36 Timing Characteristics (Nominal 5.0V Operation) (continued) <br> (Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INPY}}$ | Input Data Pad-to-Y |  |  | 1.1 |  | 1.3 |  | 1.5 |  | 2.1 | ns |
| tingo | Input Latch Gate-to-Output |  |  | 1.6 |  | 1.8 |  | 2.1 |  | 2.9 | ns |
| tinh | Input Latch Hold |  | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tinsu | Input Latch Set-Up |  | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| tILA | Latch Active Pulse Width |  | 5.2 |  | 5.9 |  | 6.9 |  | 9.7 |  | ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |
| tIRD1 | FO=1 Routing Delay |  |  | 2.2 |  | 2.5 |  | 2.9 |  | 4.1 | ns |
| tIRD2 | FO=2 Routing Delay |  |  | 2.6 |  | 2.9 |  | 3.4 |  | 4.8 | ns |
| tiRD3 | FO=3 Routing Delay |  |  | 2.9 |  | 3.3 |  | 3.9 |  | 5.5 | ns |
| tIRD4 | FO=4 Routing Delay |  |  | 3.3 |  | 3.8 |  | 4.4 |  | 6.2 | ns |
| tiRD8 | FO=8 Routing Delay |  |  | 4.8 |  | 5.5 |  | 6.4 |  | 9.0 | ns |
| Global Clock Network |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t CKH }}$ | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & \hline 3.0 \\ & 3.3 \end{aligned}$ |  | $\begin{aligned} & \hline 3.4 \\ & 3.8 \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 4.4 \end{aligned}$ |  | 5.6 6.2 | ns |
| $\mathrm{t}_{\text {CKL }}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 5.4 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 6.1 \end{aligned}$ |  | $\begin{aligned} & 5.6 \\ & 7.2 \end{aligned}$ |  | $\begin{gathered} 7.8 \\ 10.1 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $t_{\text {PWH }}$ | Minimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.2 \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & 2.6 \\ & 2.9 \end{aligned}$ |  | $\begin{aligned} & 3.7 \\ & 4.1 \end{aligned}$ |  | ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.2 \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & 2.6 \\ & 2.9 \end{aligned}$ |  | $\begin{aligned} & 3.7 \\ & 4.1 \end{aligned}$ |  | ns |
| ${ }^{\text {t CKS w }}$ | Maximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & 0.9 \\ & 0.9 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | ns |
| tsuext | Input Latch External Set-Up | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $t_{\text {Hext }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 37 \end{aligned}$ |  | $\begin{aligned} & 3.6 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 4.9 \end{aligned}$ |  | $\begin{aligned} & 5.9 \\ & 6.9 \end{aligned}$ |  | ns |
| $t_{p}$ | Minimum Period ( $1 / \mathrm{f}_{\mathrm{MAX}}$ ) | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 6.1 \\ & 6.6 \end{aligned}$ |  | $\begin{aligned} & 6.6 \\ & 7.2 \end{aligned}$ |  | $\begin{aligned} & 7.6 \\ & 8.3 \end{aligned}$ |  | $\begin{aligned} & 12.7 \\ & 13.8 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{f}_{\text {Hmax }}$ | Maximum Datapath Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 164 \\ & 151 \end{aligned}$ |  | $\begin{aligned} & 151 \\ & 139 \end{aligned}$ |  | $\begin{aligned} & 131 \\ & 121 \end{aligned}$ |  | $\begin{aligned} & 79 \\ & 73 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

A42MX36 Timing Characteristics (Nominal 5.0V Operation) (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  | '-2' Speed |  | ' -1 ' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {DLH }}$ | Data-to-Pad HIGH |  | 2.8 |  | 3.2 |  | 3.8 |  | 5.3 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 3.3 |  | 3.7 |  | 4.4 |  | 6.2 | ns |
| $\mathrm{t}_{\mathrm{ENZH}}$ | Enable Pad Z to HIGH |  | 3.0 |  | 3.3 |  | 3.9 |  | 5.5 | ns |
| tenzl | Enable Pad Z to LOW |  | 3.3 |  | 3.7 |  | 4.3 |  | 6.1 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 5.8 |  | 6.6 |  | 7.8 |  | 11.0 | ns |
| tentz | Enable Pad LOW to Z |  | 5.5 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 3.3 |  | 3.7 |  | 4.4 |  | 6.1 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 3.3 |  | 3.7 |  | 4.4 |  | 6.1 | ns |
| tLSU | I/O Latch Output Set-Up | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| $t_{\text {LH }}$ | I/O Latch Output Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 6.3 |  | 7.1 |  | 8.4 |  | 11.8 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 8.6 |  | 9.8 |  | 11.5 |  | 16.1 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.08 |  | 0.09 |  | 0.10 |  | 0.14 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.08 |  | 0.09 |  | 0.10 |  | 0.14 | $\mathrm{ns} / \mathrm{pF}$ |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {DLH }}$ | Data-to-Pad HIGH |  | 3.9 |  | 4.5 |  | 5.2 |  | 7.3 | ns |
| $\mathrm{t}_{\mathrm{DHL}}$ | Data-to-Pad LOW |  | 2.7 |  | 3.1 |  | 3.7 |  | 5.1 | ns |
| $\mathrm{t}_{\mathrm{ENZ}} \mathrm{H}$ | Enable Pad Z to HIGH |  | 3.0 |  | 3.3 |  | 3.9 |  | 5.5 | ns |
| $t_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 3.3 |  | 3.7 |  | 4.3 |  | 6.1 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 5.8 |  | 6.6 |  | 7.8 |  | 10.9 | ns |
| tentz | Enable Pad LOW to Z |  | 5.5 |  | 6.2 |  | 7.3 |  | 10.2 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 5.6 |  | 6.3 |  | 7.5 |  | 10.4 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 5.6 |  | 6.3 |  | 7.5 |  | 10.4 | ns |
| tLSU | I/O Latch Set-Up | 0.5 |  | 0.6 |  | 0.7 |  | 1.0 |  | ns |
| $\mathrm{t}_{\mathrm{LH}}$ | I/O Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 6.3 |  | 7.1 |  | 8.4 |  | 11.8 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 8.6 |  | 9.78 |  | 11.5 |  | 16.1 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{2}$ | Capacitive Loading, LOW to HIGH |  | 0.08 |  | 0.09 |  | 0.10 |  | 0.14 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Capacitive Loading, HIGH to LOW |  | 0.08 |  | 0.09 |  | 0.10 |  | 0.14 | $\mathrm{ns} / \mathrm{pF}$ |

## Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A42MX36 Timing Characteristics (Nominal 3.3V Operation)

(Worst-Case Military Conditions, $V_{c c}=3.0 V, T_{J}=125^{\circ} \mathrm{C}$ )


Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

A42MX36 Timing Characteristics (Nominal 3.3V Operation) (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=3.0 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

| Logic Module Timing |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Synchronous SRAM Operations |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 12.1 |  | 13.8 |  | 16.2 |  | ns |
| ${ }^{\text {tw }}$ c | Write Cycle Time | 12.1 |  | 13.8 |  | 16.2 |  | ns |
| $\mathrm{t}_{\text {RCKHL }}$ | Clock HIGH/LOW Time | 6.1 |  | 6.9 |  | 8.1 |  | ns |
| $t_{\text {RCo }}$ | Data Valid After Clock HIGH/LOW |  | 6.2 |  | 7.0 |  | 8.2 | ns |
| $\mathrm{t}_{\text {AdS }}$ | Address/Data Set-Up Time | 2.9 |  | 3.2 |  | 3.9 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| trensu | Read Enable Set-Up |  |  | 1.2 |  | 1.5 |  | ns |
| $t_{\text {ReN }}$ | Read Enable Hold | 6.1 |  | 6.9 |  | 8.1 |  | ns |
| ${ }^{\text {t wensu }}$ | Write Enable Set-Up | 4.8 |  | 5.5 |  | 6.4 |  | ns |
| twenh | Write Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $t_{\text {bens }}$ | Block Enable Set-Up | 4.9 |  | 5.6 |  | 6.6 |  | ns |
| tbenh | Block Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| Asynchronous SRAM Operations |  |  |  |  |  |  |  |  |
| $t_{\text {RPD }}$ | Asynchronous Access Time |  | 14.7 |  | 16.6 |  | 19.5 | ns |
| triadv | Read Address Valid | 15.9 |  | 18.0 |  | 21.1 |  | ns |
| $\mathrm{t}_{\text {AdSU }}$ | Address/Data Set-Up Time | 2.9 |  | 3.2 |  | 3.9 |  | ns |
| $t_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $t_{\text {Rensua }}$ | Read Enable Set-Up to Address Valid | 1.1 |  | 1.2 |  | 1.5 |  | ns |
| trenha | Read Enable Hold | 6.1 |  | 6.9 |  | 8.1 |  | ns |
| ${ }^{\text {twensu }}$ | Write Enable Set-Up | 4.8 |  | 5.5 |  | 6.4 |  | ns |
| ${ }^{\text {twenh }}$ | Write Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Out Hold Time |  | 2.4 |  | 2.5 |  | 2.9 | ns |

## A42MX36 Timing Characteristics (Nominal 3.3V Operation) (continued) <br> (Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=3.0 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Input Module Propagation Delays |  |  |  |  |  |  |  |  |  |
| tinPY <br> $\mathrm{t}_{\mathrm{INGO}}$ <br> tinH <br> tinsu <br> $t_{\text {ILA }}$ | Input Data Pad-to-Y <br> Input Latch Gate-to-Output <br> Input Latch Hold <br> Input Latch Set-Up <br> Latch Active Pulse Width |  | $\begin{aligned} & 0.0 \\ & 0.8 \\ & 8.4 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.9 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 2.9 \end{aligned}$ | $\begin{gathered} 0.0 \\ 1.1 \\ 11.2 \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 3.4 \end{aligned}$ | ns ns ns ns ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |  |  |  |
| $\left\{\begin{array}{l} t_{\text {IRD1 }} \\ t_{\text {IRD2 }} \\ t_{\text {IRD3 }} \\ t_{\text {IRD4 }} \\ t_{\text {IRD8 }} \end{array}\right.$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  |  | $\begin{aligned} & 3.6 \\ & 4.2 \\ & 4.8 \\ & 5.4 \\ & 7.9 \end{aligned}$ |  | $\begin{aligned} & \hline 4.0 \\ & 4.7 \\ & 5.4 \\ & 6.1 \\ & 8.9 \end{aligned}$ |  | $\begin{gathered} \hline 4.8 \\ 5.6 \\ 6.4 \\ 7.2 \\ 10.5 \end{gathered}$ | ns ns ns ns ns |
| Global Clock Network |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ ¢KH | Input LOW to HIGH | $\begin{aligned} & \hline \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 5.9 \\ & 6.5 \end{aligned}$ |  | $\begin{aligned} & 6.7 \\ & 7.3 \end{aligned}$ |  | $\begin{aligned} & \hline 7.8 \\ & 8.6 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }^{\text {chek }}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 6.9 \\ & 8.8 \end{aligned}$ |  | $\begin{gathered} 7.8 \\ 10.0 \end{gathered}$ |  | $\begin{gathered} 9.1 \\ 11.7 \end{gathered}$ | ns ns |
| $t_{\text {PWW }}$ | Minimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 4.7 \end{aligned}$ |  | ns ns |
| $t_{\text {PWL }}$ | Minimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 4.7 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| ${ }^{\text {t CKSW }}$ | Maximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ |  | $\begin{aligned} & 1.6 \\ & 1.6 \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| tsUEXT | Input Latch External Set-Up | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.9 \end{aligned}$ |  | $\begin{aligned} & 5.8 \\ & 6.7 \end{aligned}$ |  | $\begin{aligned} & 6.8 \\ & 7.9 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{P}$ | Minimum Period (1/f maX ) | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 11.8 \\ & 12.7 \end{aligned}$ |  | $\begin{aligned} & 12.8 \\ & 13.8 \end{aligned}$ |  | $\begin{aligned} & 14.7 \\ & 15.9 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $f_{\text {HMAX }}$ | Maximum Datapath Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 85 \\ & 78 \end{aligned}$ |  | $\begin{aligned} & 78 \\ & 71 \end{aligned}$ |  | $\begin{aligned} & 67 \\ & 62 \end{aligned}$ | MHz <br> MHz |

## Note:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

A42MX36 Timing Characteristics (Nominal 3.3V Operation) (continued)
(Worst-Case Military Conditions, $\mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{1 2 5}^{\circ} \mathrm{C}$ )

|  |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |
| $t_{\text {DLH }}$ <br> $t_{D H L}$ <br> tenzh <br> $t_{E N Z L}$ <br> tenhz <br> tentz <br> $t_{G L H}$ <br> $\mathrm{t}_{\mathrm{GHL}}$ <br> tLSU <br> $t_{\text {LH }}$ <br> tLCO <br> $\mathrm{t}_{\mathrm{ACO}}$ <br> $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ <br> $\mathrm{d}_{\mathrm{THL}}{ }^{2}$ | Data-to-Pad HIGH <br> Data-to-Pad LOW <br> Enable Pad Z to HIGH <br> Enable Pad Z to LOW <br> Enable Pad HIGH to $Z$ <br> Enable Pad LOW to $Z$ <br> G-to-Pad HIGH <br> G-to-Pad LOW <br> I/O Latch Output Set-Up <br> I/O Latch Output Hold <br> I/O Latch Clock-to-Out (Pad-to-Pad) <br> 32 I/O <br> Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O <br> Capacitive Loading, LOW to HIGH <br> Capacitive Loading, HIGH to LOW | 0.8 0.0 | $\begin{aligned} & \hline 4.6 \\ & 5.3 \\ & 4.8 \\ & 5.3 \\ & 9.5 \\ & 8.9 \\ & 6.3 \\ & 6.3 \\ & \\ & \\ & 10.2 \\ & 14.0 \\ & 0.13 \\ & 0.13 \end{aligned}$ | 0.9 0.0 | $\begin{gathered} \hline 5.2 \\ 6.1 \\ 5.4 \\ 6.0 \\ 10.8 \\ 10.0 \\ 7.2 \\ 7.2 \\ \\ \\ 11.6 \\ 15.9 \\ 0.14 \\ 0.14 \end{gathered}$ | 1.1 0.0 | 6.2 <br> 7.2 <br> 6.4 <br> 7.1 <br> 12.7 <br> 11.8 <br> 8.4 <br> 8.4 <br> 13.7 <br> 18.7 <br> 0.16 <br> 0.16 | ns ns ns ns ns ns ns ns ns ns ns $n s$ $n s / p F$ $n s / p F$ |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{DLH}} \\ & \mathrm{t}_{\mathrm{DHL}} \\ & \mathrm{t}_{\mathrm{ENZH}} \\ & \mathrm{t}_{\mathrm{ENZL}} \\ & \mathrm{t}_{\mathrm{ENHZ}} \\ & \mathrm{t}_{\mathrm{ENLZ}} \\ & \mathrm{t}_{\mathrm{GLH}} \\ & \mathrm{t}_{\mathrm{GHL}} \\ & \mathrm{t}_{\mathrm{LSU}} \\ & \mathrm{t}_{\mathrm{LH}} \\ & \mathrm{t}_{\mathrm{LCO}} \\ & \mathrm{t}_{\mathrm{ACO}} \\ & \mathrm{~d}_{\mathrm{TLH}}{ }^{2} \\ & \mathrm{~d}_{\mathrm{THL}}{ }^{2} \end{aligned}$ | Data-to-Pad HIGH <br> Data-to-Pad LOW <br> Enable Pad Z to HIGH <br> Enable Pad Z to LOW <br> Enable Pad HIGH to $Z$ <br> Enable Pad LOW to $Z$ <br> G-to-Pad HIGH <br> G-to-Pad LOW <br> I/O Latch Set-Up <br> I/O Latch Hold <br> I/O Latch Clock-to-Out (Pad-to-Pad) <br> 32 I/O <br> Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O <br> Capacitive Loading, LOW to HIGH <br> Capacitive Loading, HIGH to LOW | 0.8 0.0 | 6.4 <br> 4.5 <br> 4.8 <br> 5.3 <br> 9.5 <br> 8.9 <br> 9.1 <br> 9.1 <br> 10.2 <br> 14.0 <br> 0.13 <br> 0.13 | 0.9 0.0 | 7.3 <br> 5.1 <br> 5.5 <br> 6.0 <br> 10.8 <br> 10.0 <br> 10.3 <br> 10.3 <br> 13.7 <br> 18.7 <br> 0.16 <br> 0.16 | 1.1 0.0 | 8.5 <br> 5.9 <br> 6.4 <br> 7.1 <br> 12.7 <br> 11.8 <br> 12.1 <br> 12.1 <br> 13.7 <br> 18.7 <br> 0.16 <br> 0.16 | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} / \mathrm{pF} \\ \mathrm{~ns} / \mathrm{pF} \end{gathered}$ |

## Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## Pin Descriptions

## CLK, CLKA,

## CLKB Global Clock (Input)

TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/0.

## DCLK Diagnostic Clock (Input)

TTL clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/0 when the MODE pin is LOW.

## GND Ground (Input)

Input LOW supply voltage.

## I/O Input/Output (Input, Output)

Input, output, tri-state, or bi-directional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the Designer Series software.

## LP Low Power Mode

Controls the low power mode of all 42MX devices. This pin must be set HIGH to switch the device to low power mode. To exit the LOW power mode, the LP pin must be set LOW.

## MODE Mode (Input)

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TD0). To provide verification capability, the MODE pin should be held HIGH. To facilitate this, the MODE pin should be terminated to GND through a $10 \mathrm{~K} 3 / 4$ resistor so that the MODE pin can be pulled HIGH when required.

## NC

No Connection
This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

## PRA, I/O Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/0 when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## PRB, I/O Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/0 when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is
accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## QCLKA,B,C,D Quadrant Clock (Input/Output)

Quadrant clock inputs. When not used as a register control signal, these pins can function as general-purpose I/0s.

## SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/0 when the MODE pin is LOW.

## SDO, TDO,

## I/O Serial Data (Output)

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is not available for 40MX devices.

## TCK Test Clock

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/ 0 when the test fuse is not programmed. BST pins are only available in the A42MX24, A42MX24A, and A42MX36 devices.

## TDI Test Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/0 when the test fuse is not programmed. BST pins are only available in the A42MX24 and A42MX36 devices.

## TDO

## Test Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when the test fuse is not programmed. BST pins are only available in the A42MX24 and A42MX36 devices.

## TMS Test Mode Select

Serial data input for boundary scan test mode. Data is shifted in on the rising edge of TCK. This pin functions as an I/0 when the test fuse is not programmed. BST pins are only available in the A42MX24 and A42MX36 devices.

## Vcc Supply Voltage (Input)

Input HIGH supply voltage.

## Vcca Supply Voltage (Input)

Input HIGH supply voltage, supplies array core only.
Vcci Supply Voltage (Input)
Input HIGH supply voltage, supplies I/0 cells only.

## WD Wide Decode Output

When a wide decode module is used in a 42MX device, this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.

## Package Pin Assignments

## 44-Pin PLCC



44-pin PLCC

| Pin Number | A40MX02 <br> Function | A40MX04 <br> Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 2 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 3 | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 4 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 5 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 6 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 7 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 8 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 9 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 10 | GND | GND |
| 11 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 12 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 13 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 14 | V | CC |
| 15 | $\mathrm{I} / \mathrm{O}$ | CCC |
| 16 | V | $\mathrm{I} / \mathrm{O}$ |
| 17 | $\mathrm{I} / \mathrm{O}$ | V |
| 18 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 19 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 20 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 21 | GND | GND |
| 22 |  | $\mathrm{I} / \mathrm{O}$ |


| Pin Number | A40MX02 Function | A40MX04 Function |
| :---: | :---: | :---: |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 26 | I/O | I/O |
| 27 | I/O | I/O |
| 28 | I/O | I/O |
| 29 | I/O | I/O |
| 30 | I/O | I/O |
| 31 | I/O | I/O |
| 32 | GND | GND |
| 33 | CLK, I/O | CLK, I/O |
| 34 | MODE | MODE |
| 35 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 36 | SDI, I/O | SDI, I/O |
| 37 | DCLK, I/O | DCLK, I/O |
| 38 | PRA, I/O | PRA, I/O |
| 39 | PRB, I/O | PRB, I/O |
| 40 | I/O | I/O |
| 41 | I/O | I/O |
| 42 | I/O | I/O |
| 43 | GND | GND |
| 44 | I/O | I/O |

## Package Pin Assignments

## 68-Pin PLCC



68-Pin PLCC

| Pin <br> Number | A40MX02 <br> Function | A40MX04 <br> Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 2 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 3 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 4 | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 5 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 6 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 7 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 8 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 9 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 10 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 11 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 12 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 13 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 14 | GND | GND |
| 15 | GND | GND |
| 16 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 17 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 18 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 19 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 20 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 21 | V | CC |
| 22 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 23 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |


| Pin <br> Number | A40MX02 <br> Function | A40MX04 <br> Function |
| :---: | :---: | :---: |
| 24 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 25 | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 26 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 27 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 28 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 29 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 30 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 31 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 32 | GND | GND |
| 33 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 34 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 35 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 36 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 37 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 38 | V | VCC |
| 39 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 40 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 41 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 42 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 43 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 44 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 45 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 46 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |


| Pin Number | A40MX02 Function | A40MX04 Function |
| :---: | :---: | :---: |
| 47 | I/O | I/O |
| 48 | I/O | I/O |
| 49 | GND | GND |
| 50 | I/O | I/O |
| 51 | I/O | I/O |
| 52 | CLK, I/O | CLK, I/O |
| 53 | I/O | I/O |
| 54 | MODE | MODE |
| 55 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 56 | SDI, I/O | SDI, I/O |
| 57 | DCLK, I/O | DCLK, I/O |
| 58 | PRA, I/O | PRA, I/O |
| 59 | PRB, I/O | PRB, I/O |
| 60 | I/O | I/O |
| 61 | I/O | I/O |
| 62 | I/O | I/O |
| 63 | I/O | I/O |
| 64 | I/O | I/O |
| 65 | I/O | I/O |
| 66 | GND | GND |
| 67 | I/O | I/O |
| 68 | I/O | I/O |

## Package Pin Assignments (continued)

84-Pin PLCC


## 84-Pin PLCC

| Pin <br> Number | A40MX04 <br> Function | A42MX09 <br> Function | A42MX16 | Function |
| :---: | :---: | :---: | :---: | :---: | Function


| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| :---: | :---: | :---: | :---: | :---: |
| 43 | I/O | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 44 | I/O | I/O | I/O | I/O (WD) |
| 45 | I/O | I/O | I/O | I/O (WD) |
| 46 | $\mathrm{V}_{\mathrm{CC}}$ | I/O | I/O | I/O (WD) |
| 47 | I/O | I/O | I/O | I/O (WD) |
| 48 | I/O | I/O | I/O | I/O |
| 49 | I/O | GND | GND | GND |
| 50 | I/O | I/O | I/O | I/O (WD) |
| 51 | I/O | I/O | I/O | I/O (WD) |
| 52 | I/O | SDO, I/O | SDO, I/O | SDO, TDO (WD) |
| 53 | I/O | I/O | I/O | I/O |
| 54 | I/O | I/O | I/O | I/O |
| 55 | I/O | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O | I/O |
| 57 | I/O | I/O | I/O | I/O |
| 58 | I/O | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O | I/O |
| 60 | GND | I/O | I/O | I/O |
| 61 | GND | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O | TCK, I/O |
| 63 | I/O | GND (LP) | GND (LP) | GND (LP) |
| 64 | CLK, I/O | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 65 | I/O | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 66 | MODE | I/O | I/O | I/O |
| 67 | $\mathrm{V}_{\mathrm{CC}}$ | I/O | I/O | I/O |
| 68 | $\mathrm{V}_{\mathrm{CC}}$ | I/O | I/O | I/O |
| 69 | I/O | I/O | I/O | I/O |
| 70 | I/O | GND | GND | GND |
| 71 | I/O | I/O | I/O | I/O |
| 72 | SDI, I/O | I/O | I/O | I/O |
| 73 | DCLK, I/O | I/O | I/O | I/O |
| 74 | PRA, I/O | I/O | I/O | I/O |
| 75 | PRB, I/O | I/O | I/O | I/O |
| 76 | I/O | SDI, I/O | SDI, I/O | SDI, I/O |
| 77 | I/O | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O | I/O (WD) |
| 79 | I/O | I/O | I/O | I/O (WD) |
| 80 | I/O | I/O | I/O | I/O (WD) |
| 81 | I/O | PRA, I/O | PRA, I/O | PRA, I/O |
| 82 | GND | I/O | I/O | I/O |
| 83 | I/O | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 84 | I/O | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |

## Package Pin Assignments (continued)

## 100-Pin PQFP Package (Top View)



100-Pin PQFP

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A40MX02 Function | A40MX04 Function | A42MX09 Function | A42MX16 Function | $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A40MX02 Function | A40MX04 Function | A42MX09 Function | A42MX16 Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | NC | NC | I/O | I/O | 40 | I/O | I/O | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 2 | NC | NC | DCLK, I/O | DCLK, I/O | 41 | 1/0 | 1/0 | I/O | I/O |
| 3 | NC | NC | I/O | I/O | 42 | I/O | I/O | 1/0 | 1/0 |
| 4 | NC | NC | MODE | mode | 43 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1/0 | 1/0 |
| 5 | NC | NC | I/O | I/O | 44 | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{CC}}$ | 1/0 | 1/0 |
| 6 | PRB, I/O | PRB, I/O | 1/0 | I/O | 45 | I/O | I/O | I/O | 1/0 |
| 7 | I/O | I/O | I/O | I/O | 46 | I/O | I/O | GND | GND |
| 8 | I/O | I/O | I/O | I/O | 47 | 1/0 | I/O | I/O | I/O |
| 9 | 1/0 | 1/0 | GND | GND | 48 | NC | I/O | 1/0 | 1/0 |
| 10 | I/O | 1/0 | I/O | I/O | 49 | NC | 1/0 | I/O | 1/0 |
| 11 | 1/0 | 1/0 | 1/0 | I/O | 50 | NC | 1/0 | 1/0 | I/O |
| 12 | I/O | I/O | 1/0 | I/O | 51 | NC | NC | I/O | 1/0 |
| 13 | GND | GND | 1/0 | I/O | 52 | NC | NC | SDO, I/O | SDO, I/O |
| 14 | I/O | I/O | 1/0 | 1/0 | 53 | NC | NC | I/O | I/O |
| 15 | 1/0 | 1/0 | 1/0 | I/O | 54 | NC | NC | 1/0 | 1/0 |
| 16 | 1/0 | 1/0 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 55 | NC | NC | 1/0 | 1/0 |
| 17 | 1/0 | 1/0 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\text {CCA }}$ | 56 | $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{CC}}$ | I/O | I/O |
| 18 | I/O | I/O | I/O | I/O | 57 | 1/0 | I/O | GND | GND |
| 19 | $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | 1/0 | I/O | 58 | 1/0 | I/O | I/O | I/O |
| 20 | I/O | I/O | 1/0 | I/O | 59 | 1/0 | I/O | I/O | 1/0 |
| 21 | 1/0 | 1/0 | 1/0 | I/O | 60 | 1/0 | I/O | 1/0 | 1/0 |
| 22 | I/O | 1/0 | GND | GND | 61 | I/O | I/O | I/O | 1/0 |
| 23 | 1/0 | 1/0 | I/O | I/O | 62 | 1/0 | 1/0 | 1/0 | 1/0 |
| 24 | I/O | I/O | I/O | I/O | 63 | GND | GND | I/O | 1/0 |
| 25 | 1/0 | 1/0 | 1/0 | I/O | 64 | I/O | I/O | GND (LP) | GND (LP) |
| 26 | 1/0 | 1/0 | 1/0 | //0 | 65 | 1/0 | //0 | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 27 | NC | NC | 1/0 | 1/0 | 66 | I/O | 1/0 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 28 | NC | NC | 1/0 | 1/0 | 67 | 1/0 | 1/0 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 29 | NC | NC | 1/0 | I/O | 68 | 1/0 | I/O | I/O | I/O |
| 30 | NC | NC | 1/0 | 1/0 | 69 | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{CC}}$ | 1/0 | 1/0 |
| 31 | NC | 1/0 | 1/0 | I/O | 70 | I/O | I/O | 1/0 | 1/0 |
| 32 | NC | 1/0 | 1/0 | I/O | 71 | I/O | 1/0 | I/O | I/O |
| 33 | NC | 1/0 | 1/0 | //O | 72 | 1/0 | I/O | GND | GND |
| 34 | 1/0 | 1/0 | GND | GND | 73 | I/O | I/O | I/O | I/O |
| 35 | 1/0 | 1/0 | 1/0 | I/O | 74 | I/O | 1/0 | 1/0 | 1/0 |
| 36 | GND | GND | 1/0 | I/O | 75 | I/O | 1/0 | 1/0 | 1/0 |
| 37 | GND | GND | 1/0 | I/O | 76 | I/O | I/O | 1/0 | 1/0 |
| 38 | I/O | I/O | I/O | I/O | 77 | NC | NC | 1/0 | 1/0 |
| 39 | 1/0 | 1/0 | 1/0 | 1/0 | 78 | NC | NC | 1/0 | 1/0 |

## 100-Pin PQFP (Continued)

| Pin <br> Number | A40MX02 <br> Function | A40MX04 <br> Function | A42MX09 <br> Function | A42MX16 <br> Function |
| :---: | :---: | :---: | :---: | :---: |
| 79 | NC | NC | SDI I/O | $\mathrm{SDI}, \mathrm{I} / \mathrm{O}$ |
| 80 | NC | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 81 | NC | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 82 | NC | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 83 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 84 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | GND | GND |
| 85 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 86 | GND | GND | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 87 | GND | GND | $\mathrm{PRA}, \mathrm{I} / \mathrm{O}$ | $\mathrm{PRA}, \mathrm{I} / \mathrm{O}$ |
| 88 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 89 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{CLKA}, \mathrm{I} / \mathrm{O}$ | $\mathrm{CLKA}, \mathrm{I} / \mathrm{O}$ |


| Pin <br> Number | A40MX02 <br> Function | A40MX04 <br> Function | A42MX09 <br> Function | A42MX16 <br> Function |
| :---: | :---: | :---: | :---: | :---: |
| 90 | $\mathrm{CLK}, \mathrm{I} / \mathrm{O}$ | $\mathrm{CLK}, \mathrm{I} / \mathrm{O}$ | $\mathrm{V}_{\mathrm{CCA}}$ | $\mathrm{V}_{\mathrm{CCA}}$ |
| 91 | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 92 | MODE | MODE | $\mathrm{CLKB}, \mathrm{I} / \mathrm{O}$ | $\mathrm{CLKB}, \mathrm{I} / \mathrm{O}$ |
| 93 | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 94 | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{PRB}, \mathrm{I} / \mathrm{O}$ | $\mathrm{PRB}, \mathrm{I} / \mathrm{O}$ |
| 95 | NC | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 96 | NC | $\mathrm{I} / \mathrm{O}$ | GND | GND |
| 97 | NC | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 98 | SDI, I/O | SDI, I/O | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 99 | DCLK, I/O | DCLK, I/O | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |
| 100 | PRA, I/O | $\mathrm{PRA}, \mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{I} / \mathrm{O}$ |

## Package Pin Assignments (continued)

 160-Pin PQFP Package (Top View)

160-Pin PQFP

| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Fucntion |
| :---: | :---: | :---: | :---: |
| 1 | I/O | I/O | I/O |
| 2 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 3 | NC | I/O | I/O |
| 4 | I/O | I/O | I/O (WD) |
| 5 | I/O | I/O | I/O (WD) |
| 6 | NC | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | I/O | I/O | I/O |
| 10 | NC | I/O | I/O |
| 11 | GND | GND | GND |
| 12 | NC | I/O | I/O |
| 13 | I/O | I/O | I/O (WD) |
| 14 | I/O | I/O | I/O (WD) |
| 15 | I/O | I/O | I/O |
| 16 | PRB, I/O | PRB, I/O | PRB, I/O |
| 17 | I/O | I/O | I/O |
| 18 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 19 | I/O | I/O | I/O |
| 20 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 21 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 22 | I/O | I/O | I/O |
| 23 | PRA, I/O | PRA, I/O | PRA, I/O |
| 24 | NC | I/O | I/O (WD) |
| 25 | I/O | I/O | I/O (WD) |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | NC | I/O | I/O |
| 29 | I/O | I/O | I/O (WD) |
| 30 | GND | GND | GND |
| 31 | NC | I/O | I/O (WD) |
| 32 | I/O | I/O | I/O |
| 33 | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O |
| 35 | NC | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 36 | I/O | I/O | I/O (WD) |
| 37 | I/O | I/O | I/O (WD) |
| 38 | SDI, I/O | SDI, I/O | SDI, I/O |
| 39 | I/O | I/O | I/O |
| 40 | GND | GND | GND |


| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX09 Function | A42MX16 Function | A42MX24 Fucntion |
| :---: | :---: | :---: | :---: |
| 41 | I/O | I/O | I/O |
| 42 | I/O | I/O | 1/0 |
| 43 | I/O | I/O | I/O |
| 44 | GND | GND | GND |
| 45 | I/O | I/O | I/O |
| 46 | I/O | 1/0 | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | GND | GND | GND |
| 50 | I/O | I/O | I/O |
| 51 | I/O | 1/0 | 1/0 |
| 52 | NC | I/O | I/O |
| 53 | 1/O | I/O | I/O |
| 54 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 55 | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O |
| 57 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 58 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 59 | GND | GND | GND |
| 60 | $V_{\text {CCA }}$ | $V_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 61 | GND (LP) | GND (LP) | GND (LP) |
| 62 | I/O | I/O | TCK, I/O |
| 63 | I/O | I/O | I/O |
| 64 | GND | GND | GND |
| 65 | I/O | I/O | I/O |
| 66 | I/O | I/O | 1/0 |
| 67 | 1/0 | 1/0 | 1/0 |
| 68 | I/O | 1/0 | I/O |
| 69 | GND | GND | GND |
| 70 | NC | I/O | I/O |
| 71 | I/O | I/O | 1/0 |
| 72 | I/O | I/O | 1/0 |
| 73 | 1/0 | 1/0 | 1/0 |
| 74 | 1/O | I/O | I/O |
| 75 | NC | //O | 1/0 |
| 76 | I/O | 1/0 | 1/0 |
| 77 | NC | I/O | 1/0 |
| 78 | I/O | 1/0 | 1/0 |
| 79 | NC | I/O | I/O |
| 80 | GND | GND | GND |

160-Pin PQFP (Continued)

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX09 Function | A42MX16 Function | A42MX24 Fucntion | $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX09 Function | A42MX16 Function | A42MX24 Fucntion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 81 | 1/0 | I/O | I/O | 121 | 1/0 | 1/0 | 1/0 |
| 82 | SDO, I/O | SDO, I/O | SDO, TDO, I/O | 122 | 1/0 | 1/0 | I/O |
| 83 | I/O | I/O | I/O (WD) | 123 | 1/0 | I/O | 1/0 |
| 84 | I/O | 1/0 | I/O (WD) | 124 | NC | I/O | I/O |
| 85 | I/O | I/O | I/O | 125 | GND | GND | GND |
| 86 | NC | $\mathrm{v}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ | 126 | I/O | I/O | I/O |
| 87 | I/O | I/O | 1/0 | 127 | I/O | 1/0 | 1/0 |
| 88 | I/O | 1/0 | I/O (WD) | 128 | 1/0 | I/O | 1/0 |
| 89 | GND | GND | GND | 129 | NC | I/O | 1/0 |
| 90 | NC | I/O | I/O | 130 | GND | GND | GND |
| 91 | I/O | I/O | 1/0 | 131 | 1/0 | I/O | I/O |
| 92 | I/O | 1/0 | 1/0 | 132 | 1/0 | 1/0 | 1/0 |
| 93 | I/O | 1/0 | I/O | 133 | 1/0 | I/O | 1/0 |
| 94 | I/O | 1/0 | 1/0 | 134 | 1/0 | I/O | 1/0 |
| 95 | I/O | I/O | I/O | 135 | NC | $\mathrm{v}_{\text {CCA }}$ | $\mathrm{v}_{\text {CCA }}$ |
| 96 | I/O | I/O | I/O (WD) | 136 | I/O | I/O | I/O |
| 97 | I/O | I/O | I/O | 137 | 1/0 | 1/0 | 1/0 |
| 98 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 138 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 99 | GND | GND | GND | 139 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{Cl}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 100 | NC | I/O | I/O | 140 | GND | GND | GND |
| 101 | I/O | 1/0 | 1/0 | 141 | NC | I/O | I/O |
| 102 | 1/0 | I/O | I/O | 142 | 1/0 | I/O | 1/0 |
| 103 | NC | 1/0 | 1/0 | 143 | 1/0 | 1/0 | 1/0 |
| 104 | I/O | 1/0 | 1/0 | 144 | I/O | I/O | 1/0 |
| 105 | 1/0 | 1/0 | I/O | 145 | GND | GND | GND |
| 106 | 1/0 | 1/0 | I/O (WD) | 146 | NC | I/O | I/O |
| 107 | I/O | 1/0 | I/O (WD) | 147 | I/O | I/O | I/O |
| 108 | I/O | 1/0 | I/O | 148 | 1/0 | 1/0 | 1/0 |
| 109 | GND | GND | GND | 149 | I/O | I/O | I/O |
| 110 | NC | I/O | I/O | 150 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 111 | 1/0 | 1/0 | I/O (WD) | 151 | NC | I/O | I/O |
| 112 | 1/0 | I/O | I/O (WD) | 152 | NC | I/O | 1/0 |
| 113 | I/O | 1/0 | I/O | 153 | NC | I/O | 1/0 |
| 114 | NC | $\mathrm{v}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ | 154 | NC | I/O | 1/0 |
| 115 | I/O | I/O | I/O (WD) | 155 | GND | GND | GND |
| 116 | NC | 1/0 | I/O (WD) | 156 | I/O | I/O | I/O |
| 117 | 1/0 | 1/0 | I/O | 157 | 1/0 | 1/0 | 1/0 |
| 118 | 1/0 | I/O | TDI, I/O | 158 | I/O | I/O | I/O |
| 119 | I/O | I/O | TMS, I/O | 159 | MODE | MODE | MODE |
| 120 | GND | GND | GND | 160 | GND | GND | GND |

## Package Pin Assignments (continued)

208-Pin PQFP Package (Top View)


## 208-Pin PQFP

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX16 Function | A42MX24 Function | A42MX36 Function | $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | GND | GND | GND | 43 | NC | I/O | I/O |
| 2 | NC | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ | 44 | I/O | I/O | I/O |
| 3 | MODE | MODE | MODE | 45 | I/O | I/O | 1/0 |
| 4 | I/O | I/O | I/O | 46 | I/O | I/O | 1/0 |
| 5 | 1/0 | I/O | I/O | 47 | 1/0 | I/O | I/O |
| 6 | 1/0 | I/O | I/O | 48 | 1/0 | 1/0 | 1/0 |
| 7 | 1/0 | 1/0 | I/O | 49 | 1/0 | I/O | I/O |
| 8 | I/O | 1/0 | 1/0 | 50 | NC | I/O | 1/0 |
| 9 | NC | 1/0 | 1/0 | 51 | NC | I/O | I/O |
| 10 | NC | 1/0 | 1/0 | 52 | GND | GND | GND |
| 11 | NC | I/O | 1/0 | 53 | GND | GND | GND |
| 12 | I/O | I/O | 1/0 | 54 | I/O | TMS, I/O | TMS, I/O |
| 13 | I/O | I/O | 1/0 | 55 | 1/0 | TDI, I/O | TDI, I/O |
| 14 | 1/0 | 1/0 | 1/0 | 56 | I/O | I/O | I/O |
| 15 | 1/0 | I/O | 1/0 | 57 | 1/0 | I/O (WD) | I/O (WD) |
| 16 | NC | I/O | I/O | 58 | I/O | I/O (WD) | I/O (WD) |
| 17 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 59 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O | 60 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 19 | 1/0 | I/O | I/O | 61 | NC | I/O | I/O |
| 20 | 1/0 | I/O | I/O | 62 | NC | I/O | I/O |
| 21 | I/O | I/O | I/O | 63 | I/O | I/O | 1/0 |
| 22 | GND | GND | GND | 64 | 1/0 | I/O | I/O |
| 23 | I/O | I/O | I/O | 65 | 1/0 | I/O | QCLKA, I/O |
| 24 | 1/0 | I/O | I/O | 66 | I/O | I/O (WD) | I/O (WD) |
| 25 | 1/0 | I/O | I/O | 67 | NC | I/O (WD) | I/O (WD) |
| 26 | I/O | I/O | I/O | 68 | NC | I/O | I/O |
| 27 | GND | GND | GND | 69 | 1/0 | 1/0 | 1/0 |
| 28 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | 70 | 1/0 | I/O (WD) | I/O (WD) |
| 29 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 71 | I/O | I/O (WD) | I/O (WD) |
| 30 | I/O | 1/0 | 1/0 | 72 | 1/0 | I/O | I/O |
| 31 | I/O | I/O | I/O | 73 | I/O | I/O | I/O |
| 32 | $\mathrm{v}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 74 | 1/0 | 1/0 | 1/0 |
| 33 | I/O | I/O | I/O | 75 | 1/0 | 1/0 | 1/0 |
| 34 | 1/0 | 1/0 | 1/0 | 76 | 1/0 | 1/0 | 1/0 |
| 35 | 1/0 | I/O | 1/0 | 77 | 1/O | I/O | I/O |
| 36 | 1/0 | 1/0 | 1/0 | 78 | GND | GND | GND |
| 37 | 1/0 | 1/0 | 1/0 | 79 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 38 | 1/0 | I/O | 1/0 | 80 | NC | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 39 | 1/0 | I/O | 1/0 | 81 | I/O | I/O | I/O |
| 40 | 1/0 | I/O | 1/0 | 82 | 1/0 | 1/0 | 1/0 |
| 41 | NC | I/O | 1/0 | 83 | 1/0 | 1/0 | 1/0 |
| 42 | NC | 1/0 | 1/0 | 84 | 1/0 | 1/0 | 1/0 |

## 208-Pin PQFP (Continued)

| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| :---: | :---: | :---: | :---: |
| 85 | I/O | I/O (WD) | I/O (WD) |
| 86 | I/O | I/O (WD) | I/O (WD) |
| 87 | I/O | I/O | I/O |
| 88 | I/O | I/O | I/O |
| 89 | NC | I/O | I/O |
| 90 | NC | I/O | I/O |
| 91 | I/O | I/O | QCLKB, I/O |
| 92 | I/O | I/O | I/O |
| 93 | I/O | I/O (WD) | I/O (WD) |
| 94 | I/O | I/O (WD) | I/O (WD) |
| 95 | NC | I/O | I/O |
| 96 | NC | I/O | I/O |
| 97 | NC | I/O | I/O |
| 98 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 99 | I/O | I/O | I/O |
| 100 | 1/O | I/O (WD) | I/O (WD) |
| 101 | I/O | I/O (WD) | I/O (WD) |
| 102 | I/O | I/O | I/O |
| 103 | SDO, I/O | SDO, TDO, I/O | SDO, TDO, I/O |
| 104 | I/O | I/O | I/O |
| 105 | GND | GND | GND |
| 106 | NC | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 107 | I/O | I/O | I/O |
| 108 | 1/O | 1/O | I/O |
| 109 | 1/O | I/O | I/O |
| 110 | I/O | I/O | I/O |
| 111 | I/O | I/O | I/O |
| 112 | NC | I/O | I/O |
| 113 | NC | I/O | I/O |
| 114 | NC | I/O | I/O |
| 115 | NC | I/O | I/O |
| 116 | I/O | 1/O | I/O |
| 117 | I/O | I/O | I/O |
| 118 | I/O | 1/O | I/O |
| 119 | I/O | I/O | I/O |
| 120 | I/O | I/O | I/O |
| 121 | I/O | I/O | I/O |
| 122 | I/O | I/O | I/O |
| 123 | I/O | I/O | I/O |
| 124 | I/O | I/O | I/O |
| 125 | I/O | I/O | I/O |
| 126 | GND | GND | GND |


| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| :---: | :---: | :---: | :---: |
| 127 | I/O | I/O | I/O |
| 128 | I/O | TCK, I/O | TCK, I/O |
| 129 | GND (LP) | GND (LP) | GND (LP) |
| 130 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 131 | GND | GND | GND |
| 132 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 133 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 134 | I/O | I/O | I/O |
| 135 | I/O | I/O | I/O |
| 136 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 137 | I/O | I/O | I/O |
| 138 | I/O | I/O | I/O |
| 139 | I/O | I/O | I/O |
| 140 | I/O | I/O | I/O |
| 141 | NC | I/O | I/O |
| 142 | I/O | I/O | I/O |
| 143 | I/O | I/O | I/O |
| 144 | I/O | I/O | I/O |
| 145 | I/O | I/O | I/O |
| 146 | NC | I/O | I/O |
| 147 | NC | I/O | I/O |
| 148 | NC | I/O | I/O |
| 149 | NC | I/O | I/O |
| 150 | GND | GND | GND |
| 151 | I/O | I/O | I/O |
| 152 | I/O | I/O | I/O |
| 153 | I/O | I/O | I/O |
| 154 | I/O | I/O | I/O |
| 155 | I/O | I/O | I/O |
| 156 | I/O | I/O | I/O |
| 157 | GND | GND | GND |
| 158 | I/O | I/O | I/O |
| 159 | SDI, I/O | SDI, I/O | SDI, I/O |
| 160 | I/O | I/O | I/O |
| 161 | I/O | I/O (WD) | I/O (WD) |
| 162 | I/O | I/O (WD) | I/O (WD) |
| 163 | I/O | I/O | I/O |
| 164 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCl}}$ |
| 165 | NC | I/O | I/O |
| 166 | NC | I/O | I/O |
| 167 | I/O | I/O | I/O |
| 168 | I/O | I/O (WD) | I/O (WD) |

## 208-Pin PQFP (Continued)

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX16 Function | A42MX24 Function | A42MX36 Function | $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 169 | I/O | I/O (WD) | I/O (WD) | 189 | I/O | I/O | I/O |
| 170 | 1/0 | I/O | I/O | 190 | 1/0 | I/O (WD) | I/O (WD) |
| 171 | NC | 1/0 | QCLKD, I/O | 191 | 1/0 | I/O (WD) | I/O (WD) |
| 172 | 1/0 | 1/0 | I/O | 192 | 1/0 | I/O | I/O |
| 173 | 1/0 | 1/0 | I/O | 193 | NC | 1/0 | 1/0 |
| 174 | 1/0 | 1/0 | I/O | 194 | NC | I/O (WD) | I/O (WD) |
| 175 | 1/0 | I/O | I/O | 195 | NC | I/O (WD) | I/O (WD) |
| 176 | 1/0 | I/O (WD) | I/O (WD) | 196 | I/O | I/O | QCLKC, I/O |
| 177 | 1/0 | I/O (WD) | I/O (WD) | 197 | NC | 1/0 | I/O |
| 178 | PRA, I/O | PRA, I/O | PRA, I/O | 198 | NC | 1/0 | 1/0 |
| 179 | I/O | I/O | I/O | 199 | 1/0 | 1/0 | 1/0 |
| 180 | CLKA, I/O | CLKA, I/O | CLKA, I/O | 200 | 1/0 | 1/0 | 1/0 |
| 181 | NC | I/O | I/O | 201 | NC | 1/0 | I/O |
| 182 | NC | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | 202 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ |
| 183 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 203 | I/O | I/O (WD) | I/O (WD) |
| 184 | GND | GND | GND | 204 | 1/0 | I/O (WD) | I/O (WD) |
| 185 | I/O | I/O | I/O | 205 | 1/0 | I/O | I/O |
| 186 | CLKB, I/O | CLKB, I/O | CLKB, I/O | 206 | I/O | I/O | I/O |
| 187 | I/O | I/O | I/O | 207 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 188 | PRB, I/O | PRB, I/O | PRB, I/O | 208 | I/O | I/O | I/O |

## Package Pin Assignments (continued)

 240-Pin PQFP Package (Top View)

## 240-Pin PQFP

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX36 Function |
| :---: | :---: |
| 1 | I/O |
| 2 | DCLK, I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O (WD) |
| 7 | I/O (WD) |
| 8 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | QCLKC, I/O |
| 16 | I/O |
| 17 | I/O (WD) |
| 18 | I/O (WD) |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O (WD) |
| 22 | I/O (WD) |
| 23 | I/O |
| 24 | PRB, I/O |
| 25 | I/O |
| 26 | CLKB, I/O |
| 27 | I/O |
| 28 | GND |
| 29 | $\mathrm{V}_{\text {CCA }}$ |
| 30 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 31 | I/O |
| 32 | CLKA, I/O |
| 33 | I/O |
| 34 | PRA, I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | I/O (WD) |
| 38 | I/O (WD) |
| 39 | I/O |
| 40 | I/O |


| Pin Number | A42MX36 Function | Pin Number | A42MX36 Function |
| :---: | :---: | :---: | :---: |
| 41 | I/O | 81 | I/O |
| 42 | I/O | 82 | I/O |
| 43 | I/O | 83 | I/O |
| 44 | I/O | 84 | I/O |
| 45 | QCLKD, I/O | 85 | $\mathrm{V}_{\text {CCA }}$ |
| 46 | I/O | 86 | I/O |
| 47 | I/O (WD) | 87 | I/O |
| 48 | I/O (WD) | 88 | $\mathrm{V}_{\text {CCA }}$ |
| 49 | I/O | 89 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 50 | I/O | 90 | $\mathrm{V}_{\text {CCA }}$ |
| 51 | I/O | 91 | GND (LP) |
| 52 | $\mathrm{V}_{\mathrm{CCI}}$ | 92 | TCK, I/O |
| 53 | I/O | 93 | I/O |
| 54 | I/O (WD) | 94 | GND |
| 55 | I/O (WD) | 95 | I/O |
| 56 | I/O | 96 | I/O |
| 57 | SDI, I/O | 97 | I/O |
| 58 | I/O | 98 | I/O |
| 59 | $\mathrm{V}_{\text {CCA }}$ | 99 | I/O |
| 60 | GND | 100 | I/O |
| 61 | GND | 101 | I/O |
| 62 | I/O | 102 | I/O |
| 63 | I/O | 103 | I/O |
| 64 | I/O | 104 | I/O |
| 65 | I/O | 105 | I/O |
| 66 | I/O | 106 | I/O |
| 67 | I/O | 107 | I/O |
| 68 | I/O | 108 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 69 | I/O | 109 | I/O |
| 70 | I/O | 110 | I/O |
| 71 | $\mathrm{V}_{\mathrm{CCI}}$ | 111 | I/O |
| 72 | I/O | 112 | I/O |
| 73 | I/O | 113 | I/O |
| 74 | I/O | 114 | I/O |
| 75 | I/O | 115 | I/O |
| 76 | I/O | 116 | I/O |
| 77 | I/O | 117 | I/O |
| 78 | I/O | 118 | $\mathrm{V}_{\text {CCA }}$ |
| 79 | I/O | 119 | GND |
| 80 | I/O | 120 | GND |


| Pin Number | A42MX36 Function |
| :---: | :---: |
| 121 | GND |
| 122 | I/O |
| 123 | SDO, TDO, I/O |
| 124 | I/O |
| 125 | I/O (WD) |
| 126 | I/O (WD) |
| 127 | I/O |
| 128 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 129 | I/O |
| 130 | I/O |
| 131 | I/O |
| 132 | I/O (WD) |
| 133 | I/O (WD) |
| 134 | I/O |
| 135 | QCLKB, I/O |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | I/O |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O (WD) |
| 143 | I/O (WD) |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | I/O |
| 149 | I/O |
| 150 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 151 | $V_{\text {CCA }}$ |
| 152 | GND |
| 153 | I/O |
| 154 | I/O |
| 155 | I/O |
| 156 | I/O |
| 157 | I/O |
| 158 | I/O |
| 159 | I/O (WD) |
| 160 | I/O (WD) |

## 240-Pin PQFP (Continued)

| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 161 | I/O |
| 162 | I/O |
| 163 | I/O (WD) |
| 164 | I/O (WD) |
| 165 | I/O |
| 166 | QCLKA, I/O |
| 167 | I/O |
| 168 | I/O |
| 169 | I/O |
| 170 | I/O |
| 171 | I/O |
| 172 | V/CCI |
| 173 | I/O |
| 174 | I/O (WD) |
| 175 | I/O (WD) |
| 176 | I/O |
| 177 | I/O |
| 178 | TDI, I/O |
| 179 | TMS, I/O |
| 180 | GND |


| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 181 | V $_{\text {CCA }}$ |
| 182 | GND |
| 183 | I/O |
| 184 | I/O |
| 185 | I/O |
| 186 | $\mathrm{I} / \mathrm{O}$ |
| 187 | $\mathrm{I} / \mathrm{O}$ |
| 188 | $\mathrm{I} / \mathrm{O}$ |
| 189 | $\mathrm{I} / \mathrm{O}$ |
| 190 | $\mathrm{I} / \mathrm{O}$ |
| 191 | $\mathrm{I} / \mathrm{O}$ |
| 192 | V CCI |
| 193 | $\mathrm{I} / \mathrm{O}$ |
| 194 | $\mathrm{I} / \mathrm{O}$ |
| 195 | $\mathrm{I} / \mathrm{O}$ |
| 196 | $\mathrm{I} / \mathrm{O}$ |
| 197 | $\mathrm{I} / \mathrm{O}$ |
| 198 | $\mathrm{I} / \mathrm{O}$ |
| 199 | $\mathrm{I} / \mathrm{O}$ |
| 200 | $\mathrm{I} / \mathrm{O}$ |


| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 201 | $\mathrm{I} / \mathrm{O}$ |
| 202 | $\mathrm{I} / \mathrm{O}$ |
| 203 | $\mathrm{I} / \mathrm{O}$ |
| 204 | $\mathrm{I} / \mathrm{O}$ |
| 205 | $\mathrm{I} / \mathrm{O}$ |
| 206 | $\mathrm{~V}_{\mathrm{CCA}}$ |
| 207 | $\mathrm{I} / \mathrm{O}$ |
| 208 | $\mathrm{I} / \mathrm{O}$ |
| 209 | $\mathrm{~V}_{\mathrm{CCA}}$ |
| 210 | $\mathrm{~V}_{\mathrm{CCI}}$ |
| 211 | $\mathrm{I} / \mathrm{O}$ |
| 212 | $\mathrm{I} / \mathrm{O}$ |
| 213 | $\mathrm{I} / \mathrm{O}$ |
| 214 | $\mathrm{I} / \mathrm{O}$ |
| 215 | $\mathrm{I} / \mathrm{O}$ |
| 216 | $\mathrm{I} / \mathrm{O}$ |
| 217 | $\mathrm{I} / \mathrm{O}$ |
| 218 | $\mathrm{I} / \mathrm{O}$ |
| 219 | V |
| 220 | $\mathrm{I} / \mathrm{O}$ |


| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 221 | $\mathrm{I} / \mathrm{O}$ |
| 222 | $\mathrm{I} / \mathrm{O}$ |
| 223 | $\mathrm{I} / \mathrm{O}$ |
| 224 | $\mathrm{I} / \mathrm{O}$ |
| 225 | $\mathrm{I} / \mathrm{O}$ |
| 226 | $\mathrm{I} / \mathrm{O}$ |
| 227 | $\mathrm{~V}_{\mathrm{CCI}}$ |
| 228 | $\mathrm{I} / \mathrm{O}$ |
| 229 | $\mathrm{I} / \mathrm{O}$ |
| 230 | $\mathrm{I} / \mathrm{O}$ |
| 231 | $\mathrm{I} / \mathrm{O}$ |
| 232 | $\mathrm{I} / \mathrm{O}$ |
| 233 | $\mathrm{I} / \mathrm{O}$ |
| 234 | $\mathrm{I} / \mathrm{O}$ |
| 235 | $\mathrm{I} / \mathrm{O}$ |
| 236 | $\mathrm{I} / \mathrm{O}$ |
| 237 | GND |
| 238 | MODE |
| 239 | VCCA |
| 240 | GND |

## Package Pin Assignments (continued)

## 80-Pin VQFP



## 80-Pin VQFP

| Pin Number | A40MX02 Function | A40MX04 Function |
| :---: | :---: | :---: |
| 1 | I/O | I/O |
| 2 | NC | I/O |
| 3 | NC | I/O |
| 4 | NC | I/O |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | GND | GND |
| 8 | I/O | I/O |
| 9 | I/O | I/O |
| 10 | I/O | I/O |
| 11 | I/O | I/O |
| 12 | I/O | I/O |
| 13 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 14 | I/O | I/O |
| 15 | I/O | I/O |
| 16 | I/O | I/O |
| 17 | NC | I/O |
| 18 | NC | I/O |
| 19 | NC | I/O |
| 20 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 21 | I/O | I/O |
| 22 | I/O | I/O |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | I/O | I/O |
| 26 | I/O | I/O |
| 27 | GND | GND |
| 28 | I/O | I/O |
| 29 | I/O | I/O |
| 30 | I/O | I/O |
| 31 | I/O | I/O |
| 32 | I/O | I/O |
| 33 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 34 | I/O | I/O |
| 35 | I/O | I/O |
| 36 | I/O | I/O |
| 37 | I/O | I/O |
| 38 | I/O | I/O |
| 39 | I/O | I/O |
| 40 | I/O | I/O |


| Pin Number | A40MX02 Function | A40MX04 Function |
| :---: | :---: | :---: |
| 41 | NC | I/O |
| 42 | NC | I/O |
| 43 | NC | 1/0 |
| 44 | I/O | 1/0 |
| 45 | 1/0 | 1/0 |
| 46 | I/O | I/O |
| 47 | GND | GND |
| 48 | I/O | I/O |
| 49 | I/O | 1/0 |
| 50 | CLK, I/O | CLK, I/O |
| 51 | I/O | I/O |
| 52 | MODE | MODE |
| 53 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 54 | NC | I/O |
| 55 | NC | 1/0 |
| 56 | NC | I/O |
| 57 | SDI, I/O | SDI, I/O |
| 58 | DCLK, I/O | DCLK, I/O |
| 59 | PRA, I/O | PRA, I/O |
| 60 | NC | NC |
| 61 | PRB, I/O | PRB, I/O |
| 62 | I/O | I/O |
| 63 | I/O | I/O |
| 64 | I/O | 1/0 |
| 65 | I/O | 1/0 |
| 66 | I/O | I/O |
| 67 | I/O | I/O |
| 68 | GND | GND |
| 69 | I/O | I/O |
| 70 | I/O | I/O |
| 71 | 1/0 | 1/0 |
| 72 | I/O | I/O |
| 73 | I/O | I/O |
| 74 | $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{CC}}$ |
| 75 | I/O | I/O |
| 76 | 1/0 | 1/0 |
| 77 | I/O | I/O |
| 78 | 1/0 | 1/0 |
| 79 | 1/0 | 1/0 |
| 80 | 1/0 | 1/0 |

## Package Pin Assignments (continued)

## 100-Pin VQFP Package (Top View)



100-Pin VQFP Package

| Pin Number | A42MX09 Function | A42MX16 Function |
| :---: | :---: | :---: |
| 1 | I/O | I/O |
| 2 | MODE | MODE |
| 3 | I/O | I/O |
| 4 | I/O | I/O |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | GND | GND |
| 8 | I/O | I/O |
| 9 | I/O | I/O |
| 10 | I/O | I/O |
| 11 | I/O | I/O |
| 12 | I/O | I/O |
| 13 | I/O | I/O |
| 14 | $\mathrm{V}_{\text {CCA }}$ | NC |
| 15 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 16 | I/O | I/O |
| 17 | I/O | I/O |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | GND | GND |
| 21 | I/O | I/O |
| 22 | I/O | I/O |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | I/O | I/O |
| 26 | I/O | I/O |
| 27 | I/O | I/O |
| 28 | I/O | I/O |
| 29 | I/O | I/O |
| 30 | I/O | I/O |
| 31 | I/O | I/O |
| 32 | GND | GND |
| 33 | I/O | I/O |
| 34 | I/O | I/O |
| 35 | I/O | I/O |
| 36 | I/O | I/O |
| 37 | I/O | I/O |
| 38 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 39 | I/O | I/O |
| 40 | I/O | I/O |
| 41 | I/O | I/O |
| 42 | I/O | I/O |
| 43 | I/O | I/O |
| 44 | GND | GND |
| 45 | I/O | I/O |
| 46 | I/O | I/O |
| 47 | I/O | I/O |
| 48 | I/O | I/O |
| 49 | I/O | I/O |
| 50 | SDO, I/O | SDO, I/O |


| Pin Number | A42MX09 Function | A42MX16 Function |
| :---: | :---: | :---: |
| 51 | I/O | I/O |
| 52 | I/O | I/O |
| 53 | I/O | I/O |
| 54 | I/O | I/O |
| 55 | GND | GND |
| 56 | I/O | I/O |
| 57 | I/O | I/O |
| 58 | I/O | I/O |
| 59 | I/O | I/O |
| 60 | I/O | I/O |
| 61 | I/O | I/O |
| 62 | GND (LP) | GND (LP) |
| 63 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 64 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 65 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 66 | I/O | I/O |
| 67 | I/O | I/O |
| 68 | I/O | I/O |
| 69 | I/O | I/O |
| 70 | GND | GND |
| 71 | I/O | I/O |
| 72 | I/O | I/O |
| 73 | I/O | I/O |
| 74 | I/O | I/O |
| 75 | I/O | I/O |
| 76 | I/O | I/O |
| 77 | SDI, I/O | SDI, I/O |
| 78 | I/O | I/O |
| 79 | I/O | I/O |
| 80 | I/O | I/O |
| 81 | I/O | I/O |
| 82 | GND | GND |
| 83 | I/O | I/O |
| 84 | I/O | I/O |
| 85 | PRA, I/O | PRA, I/O |
| 86 | I/O | I/O |
| 87 | CLKA, I/O | CLKA, I/O |
| 88 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 89 | I/O | I/O |
| 90 | CLKB, I/O | CLKB, I/O |
| 91 | I/O | I/O |
| 92 | PRB, I/O | PRB, I/O |
| 93 | I/O | I/O |
| 94 | GND | GND |
| 95 | I/O | I/O |
| 96 | I/O | I/O |
| 97 | I/O | I/O |
| 98 | I/O | I/O |
| 99 | I/O | I/O |
| 100 | DCLK, I/O | DCLK, I/O |

## Package Pin Assignments (continued)

## 176-Pin TQFP Package (Top View)



## 176-Pin TQFP

| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| :---: | :---: | :---: | :---: |
| 1 | GND | GND | GND |
| 2 | MODE | MODE | MODE |
| 3 | I/O | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | NC | NC | I/O |
| 9 | I/O | I/O | I/O |
| 10 | NC | I/O | I/O |
| 11 | NC | I/O | I/O |
| 12 | I/O | I/O | I/O |
| 13 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O |
| 18 | GND | GND | GND |
| 19 | NC | I/O | I/O |
| 20 | NC | I/O | I/O |
| 21 | I/O | I/O | I/O |
| 22 | NC | I/O | I/O |
| 23 | GND | GND | GND |
| 24 | NC | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 25 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 26 | NC | I/O | I/O |
| 27 | NC | I/O | I/O |
| 28 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 29 | NC | I/O | I/O |
| 30 | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O |
| 33 | NC | NC | I/O |
| 34 | I/O | I/O | I/O |
| 35 | I/O | I/O | I/O |
| 36 | I/O | I/O | I/O |
| 37 | NC | I/O | I/O |
| 38 | NC | NC | I/O |
| 39 | I/O | I/O | I/O |
| 40 | I/O | I/O | I/O |
| 41 | I/O | I/O | I/O |
| 42 | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | I/O | I/O | 1/O |


| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| :---: | :---: | :---: | :---: |
| 45 | GND | GND | GND |
| 46 | I/O | I/O | TMS, I/O |
| 47 | I/O | 1/0 | TDI, I/O |
| 48 | I/O | I/O | 1/0 |
| 49 | I/O | 1/0 | I/O (WD) |
| 50 | 1/0 | 1/0 | I/O (WD) |
| 51 | I/O | I/O | I/O |
| 52 | NC | $\mathrm{v}_{\mathrm{CCl}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 53 | I/O | I/O | I/O |
| 54 | NC | 1/0 | 1/0 |
| 55 | NC | 1/0 | I/O (WD) |
| 56 | I/O | I/O | I/O (WD) |
| 57 | NC | NC | I/O |
| 58 | 1/O | I/O | 1/0 |
| 59 | 1/0 | 1/0 | I/O (WD) |
| 60 | I/O | 1/0 | I/O (WD) |
| 61 | NC | 1/0 | I/O |
| 62 | I/O | 1/0 | 1/0 |
| 63 | 1/0 | 1/0 | 1/0 |
| 64 | NC | 1/0 | 1/0 |
| 65 | I/O | 1/0 | I/O |
| 66 | NC | 1/0 | I/O |
| 67 | GND | GND | GND |
| 68 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 69 | I/O | I/O | I/O (WD) |
| 70 | I/O | 1/0 | I/O (WD) |
| 71 | 1/0 | 1/0 | I/O |
| 72 | 1/0 | 1/0 | I/O |
| 73 | 1/0 | 1/0 | 1/0 |
| 74 | NC | I/O | 1/0 |
| 75 | I/O | I/O | I/O |
| 76 | 1/0 | 1/0 | 1/0 |
| 77 | NC | NC | I/O (WD) |
| 78 | NC | I/O | I/O (WD) |
| 79 | 1/O | 1/0 | I/O |
| 80 | NC | I/O | I/O |
| 81 | I/O | I/O | I/O |
| 82 | NC | $\mathrm{v}_{\mathrm{CCl}}$ | $\mathrm{v}_{\mathrm{CCI}}$ |
| 83 | I/O | I/O | I/O |
| 84 | 1/0 | 1/0 | I/O (WD) |
| 85 | 1/0 | 1/0 | I/O (WD) |
| 86 | NC | 1/0 | I/O |
| 87 | SDO, I/O | SDO, I/O | SDO, TDO, I/O |
| 88 | I/O | I/O | I/O |

176-Pin TQFP (Continued)

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX09 Function | A42MX16 Function | A42MX24 Function | $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 89 | GND | GND | GND | 133 | GND | GND | GND |
| 90 | I/O | I/O | I/O | 134 | I/O | I/O | I/O |
| 91 | 1/0 | 1/0 | 1/0 | 135 | SDI, I/O | SDI, I/O | SDI, I/O |
| 92 | 1/0 | 1/0 | 1/0 | 136 | NC | I/O | 1/0 |
| 93 | 1/0 | 1/0 | 1/0 | 137 | I/O | 1/0 | I/O (WD) |
| 94 | 1/0 | I/O | 1/0 | 138 | I/O | I/O | I/O (WD) |
| 95 | I/O | I/O | I/O | 139 | I/O | I/O | I/O |
| 96 | NC | 1/0 | 1/0 | 140 | NC | $\mathrm{V}_{\mathrm{CCl}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 97 | NC | 1/0 | 1/0 | 141 | I/O | I/O | I/O |
| 98 | I/O | 1/0 | I/O | 142 | I/O | I/O | I/O |
| 99 | 1/0 | I/O | 1/0 | 143 | NC | I/O | 1/0 |
| 100 | 1/0 | 1/0 | I/O | 144 | NC | 1/0 | I/O (WD) |
| 101 | NC | NC | 1/0 | 145 | NC | NC | I/O (WD) |
| 102 | 1/O | I/O | 1/0 | 146 | I/O | I/O | I/O |
| 103 | NC | 1/0 | 1/0 | 147 | NC | 1/0 | 1/0 |
| 104 | I/O | I/O | I/O | 148 | I/O | I/O | I/O |
| 105 | 1/0 | I/O | 1/0 | 149 | I/O | 1/0 | 1/0 |
| 106 | GND | GND | GND | 150 | I/O | 1/0 | I/O (WD) |
| 107 | NC | I/O | I/O | 151 | NC | 1/O | I/O (WD) |
| 108 | NC | I/O | TCK, I/O | 152 | PRA, I/O | PRA, I/O | PRA, I/O |
| 109 | GND (LP) | GND (LP) | GND (LP) | 153 | I/O | I/O | I/O |
| 110 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 154 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 111 | GND | GND | GND | 155 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 112 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | 156 | GND | GND | GND |
| 113 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 157 | I/O | I/O | I/O |
| 114 | NC | I/O | I/O | 158 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 115 | NC | I/O | I/O | 159 | I/O | I/O | I/O |
| 116 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 160 | PRB, I/O | PRB, I/O | PRB, I/O |
| 117 | I/O | I/O | I/O | 161 | NC | I/O | I/O (WD) |
| 118 | 1/0 | 1/0 | 1/0 | 162 | I/O | 1/0 | I/O (WD) |
| 119 | 1/0 | 1/0 | 1/0 | 163 | I/O | 1/0 | I/O |
| 120 | 1/0 | 1/0 | 1/0 | 164 | 1/0 | I/O | 1/0 |
| 121 | NC | NC | 1/0 | 165 | NC | NC | I/O (WD) |
| 122 | I/O | I/O | I/O | 166 | NC | I/O | I/O (WD) |
| 123 | 1/0 | 1/0 | 1/0 | 167 | I/O | 1/0 | I/O |
| 124 | NC | 1/0 | 1/0 | 168 | NC | 1/0 | 1/0 |
| 125 | NC | I/O | 1/0 | 169 | I/O | I/O | I/O |
| 126 | NC | NC | 1/0 | 170 | NC | $\mathrm{v}_{\mathrm{CCl}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 127 | 1/0 | 1/0 | 1/0 | 171 | 1/0 | I/O | I/O (WD) |
| 128 | 1/0 | 1/0 | 1/0 | 172 | 1/0 | I/O | I/O (WD) |
| 129 | 1/0 | 1/0 | 1/0 | 173 | NC | 1/0 | I/O |
| 130 | I/O | I/O | I/O | 174 | I/O | I/O | I/O |
| 131 | 1/0 | 1/0 | 1/0 | 175 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 132 | 1/0 | 1/0 | 1/0 | 176 | I/O | I/O | I/O |

## Package Pin Assignments

## 208-Pin CQFP (Top View)



208-Pin CQFP

| Pin Number | A42MX36 Function |
| :---: | :---: |
| 1 | GND |
| 2 | $\mathrm{V}_{\text {CCA }}$ |
| 3 | MODE |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | $\mathrm{V}_{\text {CCA }}$ |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | GND |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | GND |
| 28 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 29 | $\mathrm{V}_{\text {CCA }}$ |
| 30 | I/O |
| 31 | 1/O |
| 32 | $\mathrm{V}_{\text {CCA }}$ |
| 33 | I/O |
| 34 | 1/O |
| 35 | I/O |
| 36 | 1/O |
| 37 | 1/O |
| 38 | I/O |
| 39 | I/O |


| Pin Number | A42MX36 Function | Pin Number | A42MX36 Function |
| :---: | :---: | :---: | :---: |
| 40 | I/O | 79 | $\mathrm{V}_{\text {CCA }}$ |
| 41 | I/O | 80 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 42 | I/O | 81 | I/O |
| 43 | I/O | 82 | I/O |
| 44 | I/O | 83 | I/O |
| 45 | I/O | 84 | I/O |
| 46 | I/O | 85 | I/O (WD) |
| 47 | I/O | 86 | I/O (WD) |
| 48 | I/O | 87 | I/O |
| 49 | I/O | 88 | I/O |
| 50 | I/O | 89 | I/O |
| 51 | I/O | 90 | I/O |
| 52 | GND | 91 | QCLKB, I/O |
| 53 | GND | 92 | I/O |
| 54 | TMS, I/O | 93 | I/O (WD) |
| 55 | TDI, I/O | 94 | I/O (WD) |
| 56 | I/O | 95 | I/O |
| 57 | I/O (WD) | 96 | I/O |
| 58 | I/O (WD) | 97 | I/O |
| 59 | I/O | 98 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 60 | $\mathrm{V}_{\mathrm{CCI}}$ | 99 | I/O |
| 61 | I/O | 100 | I/O (WD) |
| 62 | I/O | 101 | I/O (WD) |
| 63 | I/O | 102 | I/O |
| 64 | I/O | 103 | TDO, I/O |
| 65 | QCLKA, I/O | 104 | I/O |
| 66 | I/O (WD) | 105 | GND |
| 67 | I/O (WD) | 106 | $\mathrm{V}_{\text {CCA }}$ |
| 68 | I/O | 107 | I/O |
| 69 | I/O | 108 | I/O |
| 70 | I/O (WD) | 109 | I/O |
| 71 | I/O (WD) | 110 | I/O |
| 72 | I/O | 111 | I/O |
| 73 | I/O | 112 | I/O |
| 74 | I/O | 113 | I/O |
| 75 | I/O | 114 | I/O |
| 76 | I/O | 115 | I/O |
| 77 | I/O | 116 | I/O |
| 78 | GND | 117 | I/O |


| Pin Number | A42MX36 Function |
| :---: | :---: |
| 118 | I/O |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | I/O |
| 124 | I/O |
| 125 | I/O |
| 126 | GND |
| 127 | I/O |
| 128 | TCK, I/O |
| 129 | GND (LP) |
| 130 | $V_{\text {CCA }}$ |
| 131 | GND |
| 132 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 133 | $\mathrm{V}_{\text {CCA }}$ |
| 134 | I/O |
| 135 | I/O |
| 136 | $\mathrm{V}_{\text {CCA }}$ |
| 137 | I/O |
| 138 | I/O |
| 139 | I/O |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | I/O |
| 149 | I/O |
| 150 | GND |
| 151 | I/O |
| 152 | I/O |
| 153 | 1/O |
| 154 | I/O |
| 155 | I/O |
| 156 | 1/O |

## 208-Pin C QFP (Continued)

| Pin Number | A42MX36 <br> Function |
| :---: | :---: |
| 157 | GND |
| 158 | I/O |
| 159 | SDI, I/O |
| 160 | I/O |
| 161 | I/O (WD) |
| 162 | I/O (WD) |
| 163 | I/O |
| 164 | $\mathrm{~V}_{\mathrm{CCI}}$ |
| 165 | I/O |
| 166 | I/O |
| 167 | I/O |
| 168 | I/O (WD) |
| 169 | I/O (WD) |


| Pin Number | A42MX36 <br> Function |
| :---: | :---: |
| 170 | I/O |
| 171 | QCLKD, I/O |
| 172 | $\mathrm{I} / \mathrm{O}$ |
| 173 | $\mathrm{I} / \mathrm{O}$ |
| 174 | $\mathrm{I} / \mathrm{O}$ |
| 175 | $\mathrm{I} / \mathrm{O}$ |
| 176 | $\mathrm{I} / \mathrm{O}$ (WD) |
| 177 | $\mathrm{I} / \mathrm{O}$ (WD) |
| 178 | $\mathrm{PRA}, \mathrm{I} / \mathrm{O}$ |
| 179 | $\mathrm{I} / \mathrm{O}$ |
| 180 | $\mathrm{CLKA}, \mathrm{I} / \mathrm{O}$ |
| 181 | $\mathrm{I} / \mathrm{O}$ |
| 182 | V |
|  |  |


| Pin Number | A42MX36 <br> Function |
| :---: | :---: |
| 183 | $\mathrm{~V}_{\mathrm{CCA}}$ |
| 184 | GND |
| 185 | $\mathrm{I} / \mathrm{O}$ |
| 186 | CLKB, I/O |
| 187 | $\mathrm{I} / \mathrm{O}$ |
| 188 | PRB, I/O |
| 189 | $\mathrm{I} / \mathrm{O}$ |
| 190 | $\mathrm{I} / \mathrm{O}$ (WD) |
| 191 | $\mathrm{I} / \mathrm{O}$ (WD) |
| 192 | $\mathrm{I} / \mathrm{O}$ |
| 193 | $\mathrm{I} / \mathrm{O}$ |
| 194 | $\mathrm{I} / \mathrm{O}$ (WD) |
| 195 | $\mathrm{I} / \mathrm{O}$ (WD) |


| Pin Number | A42MX36 <br> Function |
| :---: | :---: |
| 196 | QCLKC, I/O |
| 197 | I/O |
| 198 | I/O |
| 199 | I/O |
| 200 | I/O |
| 201 | I/O |
| 202 | V CCI $^{203}$ |
| 203 | I/O (WD) |
| 204 | I/OD |
| 205 | I/O |
| 206 | DCLK, I/O |
| 207 | I/O |
| 208 |  |

## Package Pin Assignments (continued)

## 256-Pin CQFP (Top View)



256-Pin CQFP

| Pin Number | A42MX36 Function |
| :---: | :---: |
| 1 | NC |
| 2 | GND |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | GND |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | I/O |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | $\mathrm{V}_{\text {CCA }}$ |
| 27 | I/O |
| 28 | I/O |
| 29 | $\mathrm{V}_{\text {CCA }}$ |
| 30 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 31 | GND |
| 32 | $\mathrm{V}_{\text {CCA }}$ |
| 33 | GND |
| 34 | TCK, I/O |
| 35 | I/O |
| 36 | GND |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |


| Pin Number | A42MX36 Function |
| :---: | :---: |
| 44 | I/O |
| 45 | I/O |
| 46 | I/O |
| 47 | I/O |
| 48 | GND |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |
| 60 | $\mathrm{V}_{\text {CCA }}$ |
| 61 | GND |
| 62 | GND |
| 63 | NC |
| 64 | NC |
| 65 | NC |
| 66 | I/O |
| 67 | SDO, TDO, I/O |
| 68 | I/O |
| 69 | I/O (WD) |
| 70 | I/O (WD) |
| 71 | I/O |
| 72 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O (WD) |
| 77 | GND |
| 78 | I/O, (WD) |
| 79 | I/O |
| 80 | QCLKB, I/O |
| 81 | I/O |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |


| Pin Number | A42MX36 Function |
| :---: | :---: |
| 87 | I/O, (WD) |
| 88 | I/O, (WD) |
| 89 | I/O |
| 90 | I/O |
| 91 | I/O |
| 92 | I/O |
| 93 | I/O |
| 94 | I/O |
| 95 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 96 | $\mathrm{V}_{\text {CCA }}$ |
| 97 | GND |
| 98 | GND |
| 99 | I/O |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O, (WD) |
| 106 | I/O, (WD) |
| 107 | I/O |
| 108 | I/O |
| 109 | I/O, (WD) |
| 110 | I/O, (WD) |
| 111 | I/O |
| 112 | QCLKA, I/O |
| 113 | I/O |
| 114 | GND |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | I/O |
| 119 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 120 | I/O |
| 121 | I/O, (WD) |
| 122 | I/O, (WD) |
| 123 | I/O |
| 124 | I/O |
| 125 | I/O |
| 126 | I/O |
| 127 | GND |
| 128 | NC |
| 129 | NC |


| Pin Number | A42MX36 Function |
| :---: | :---: |
| 130 | NC |
| 131 | GND |
| 132 | I/O |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | GND |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | I/O |
| 149 | I/O |
| 150 | I/O |
| 151 | I/O |
| 152 | I/O |
| 153 | I/O |
| 154 | I/O |
| 155 | $\mathrm{V}_{\text {CCA }}$ |
| 156 | I/O |
| 157 | I/O |
| 158 | $\mathrm{V}_{\text {CCA }}$ |
| 159 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 160 | GND |
| 161 | I/O |
| 162 | I/O |
| 163 | I/O |
| 164 | I/O |
| 165 | GND |
| 166 | I/O |
| 167 | I/O |
| 168 | I/O |
| 169 | I/O |
| 170 | $\mathrm{V}_{\text {CCA }}$ |
| 171 | I/O |
| 172 | I/O |

## 256-Pin CQFP (Continued)

| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 173 | I/O |
| 174 | I/O |
| 175 | I/O |
| 176 | I/O |
| 177 | I/O |
| 178 | I/O |
| 179 | I/O |
| 180 | GND |
| 181 | I/O |
| 182 | I/O |
| 183 | I/O |
| 184 | I/O |
| 185 | I/O |
| 186 | I/O |
| 187 | I/O |
| 188 | MODE |
| 189 | VCCA |
| 190 | GND |
| 191 | NC |
| 192 | NC |
| 193 | NC |


| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 194 | I/O |
| 195 | DCLK, I/O |
| 196 | I/O |
| 197 | I/O |
| 198 | I/O |
| 199 | I/O (WD) |
| 200 | I/O (WD) |
| 201 | VCCI |
| 202 | I/O |
| 203 | I/O |
| 204 | I/O |
| 205 | I/O |
| 206 | GND |
| 207 | I/O |
| 208 | I/O |
| 209 | QCLKC, I/O |
| 210 | I/O |
| 211 | I/O (WD) |
| 212 | I/O (WD) |
| 213 | I/O |
| 214 | I/O |


| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 215 | I/O (WD) |
| 216 | I/O (WD) |
| 217 | I/O |
| 218 | PRB, I/O |
| 219 | I/O |
| 220 | CLKB, I/O |
| 221 | I/O |
| 222 | GND |
| 223 | GND |
| 224 | V CCA |
| 225 | VCCI |
| 226 | I/O |
| 227 | CLKA, I/O |
| 228 | I/O |
| 229 | PRA, I/O |
| 230 | I/O |
| 231 | I/O |
| 232 | I/O (WD) |
| 233 | I/O (WD) |
| 234 | I/O |
| 235 | I/O |


| Pin <br> Number | A42MX36 <br> Function |
| :---: | :---: |
| 236 | I/O |
| 237 | I/O |
| 238 | I/O |
| 239 | I/O |
| 240 | QCLKD, I/O |
| 241 | I/O |
| 242 | I/O (WD) |
| 243 | GND |
| 244 | I/O (WD) |
| 245 | I/O |
| 246 | I/O |
| 247 | I/O |
| 248 | V/CCI |
| 249 | I/O |
| 250 | I/O (WD) |
| 251 | I/O (WD) |
| 252 | I/O |
| 253 | SDI, I/O |
| 254 | I/O |
| 255 | GND |
| 256 | NC |

## Package Pin Assignments (continued)

## 272-Pin BGA Package (Top View)

| A | OOOOOOOOOOOOOOOOOOOO |
| :---: | :---: |
| B | ○○○○○○○○○○○○○○○○○○○○ |
| c |  |
| D |  |
| E | OOOO 0000 |
| F | OOOO OOOO |
| G | O○○○ 272-Pin PbGA $\quad$ O○○○ |
| $\mathrm{H}$ | O○○○ $\quad$ 272-Pin PbGA $\quad$ OOO |
| J | OOOO OOOO OOOO |
| k | O000 0000 0000 |
| $\llcorner$ | O000 0000 0000 |
| м | O000 0000 0000 |
| N | OOOO OOOO |
| P | OOOO 0000 |
| R | OOOO 0000 |
| T | OOOO OOOO |
| $\cup$ | OOOOOOOOOOOOOOOOOOOO |
| $v$ | 00000000000000000000 |
| w |  |
| y | 00000000000000000000 |

## 272-Pin PBGA

| Ball | A42MX36 Function |
| :---: | :---: |
| A1 | GND |
| A2 | GND |
| A3 | I/O |
| A4 | I/O (WD) |
| A5 | I/O |
| A6 | I/O |
| A7 | I/O (WD) |
| A8 | I/O (WD) |
| A9 | I/O |
| A10 | I/O |
| A11 | CLKA |
| A12 | I/O |
| A13 | I/O |
| A14 | I/O |
| A15 | I/O |
| A16 | I/O (WD) |
| A17 | I/O |
| A18 | I/O |
| A19 | GND |
| A20 | GND |
| B1 | GND |
| B2 | GND |
| B3 | DCLK, I/O |
| B4 | I/O |
| B5 | I/O |
| B6 | I/O |
| B7 | I/O (WD) |
| B8 | I/O |
| B9 | PRB, I/O |
| B10 | I/O |
| B11 | I/O |
| B12 | I/O (WD) |
| B13 | I/O |
| B14 | I/O |
| B15 | I/O (WD) |
| B16 | I/O |
| B17 | I/O (WD) |
| B18 | I/O |
| B19 | GND |
| B20 | GND |
| C1 | I/O |
| C2 | MODE |
| C3 | GND |


| Ball | A42MX36 Function |
| :---: | :---: |
| C4 | I/O |
| C5 | I/O (WD) |
| C6 | I/O |
| C7 | QCLKC, I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | CLKB |
| C11 | PRA, I/O |
| C12 | I/O (WD) |
| C13 | I/O |
| C14 | QCLKD, I/O |
| C15 | I/O |
| C16 | I/O (WD) |
| C17 | SDI, I/O |
| C18 | I/O |
| C19 | I/O |
| C20 | I/O |
| D1 | I/O |
| D2 | I/O |
| D3 | I/O |
| D4 | I/O |
| D5 | $\mathrm{V}_{\mathrm{CCI}}$ |
| D6 | I/O |
| D7 | I/O |
| D8 | $\mathrm{V}_{\text {CCA }}$ |
| D9 | I/O (WD) |
| D10 | $\mathrm{V}_{\mathrm{CCI}}$ |
| D11 | I/O |
| D12 | $\mathrm{V}_{\mathrm{CCI}}$ |
| D13 | I/O |
| D14 | $\mathrm{V}_{\mathrm{CCI}}$ |
| D15 | I/O |
| D16 | $\mathrm{V}_{\text {CCA }}$ |
| D17 | GND |
| D18 | I/O |
| D19 | I/O |
| D20 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | I/O |
| E4 | $\mathrm{V}_{\text {CCA }}$ |
| E17 | $\mathrm{V}_{\mathrm{CCI}}$ |
| E18 | I/O |


| Ball | A42MX36 Function |
| :---: | :---: |
| E19 | I/O |
| E20 | I/O |
| F1 | I/O |
| F2 | I/O |
| F3 | I/O |
| F4 | $\mathrm{V}_{\mathrm{CCI}}$ |
| F17 | I/O |
| F18 | I/O |
| F19 | I/O |
| F20 | I/O |
| G1 | I/O |
| G2 | I/O |
| G3 | I/O |
| G4 | $\mathrm{V}_{\mathrm{CCI}}$ |
| G17 | $\mathrm{V}_{\mathrm{CCI}}$ |
| G18 | I/O |
| G19 | I/O |
| G20 | I/O |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | $\mathrm{V}_{\text {CCA }}$ |
| H17 | I/O |
| H18 | I/O |
| H19 | I/O |
| H20 | I/O |
| J1 | I/O |
| J2 | I/O |
| J3 | I/O |
| J4 | $\mathrm{V}_{\mathrm{CCI}}$ |
| J9 | GND |
| J10 | GND |
| J11 | GND |
| J12 | GND |
| J17 | $\mathrm{V}_{\text {CCA }}$ |
| J18 | I/O |
| J19 | I/O |
| J20 | I/O |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | $\mathrm{V}_{\mathrm{CCI}}$ |
| K9 | GND |


| Ball | A42MX36 Function |
| :---: | :---: |
| K10 | GND |
| K11 | GND |
| K12 | GND |
| K17 | I/O |
| K18 | $V_{\text {CCA }}$ |
| K19 | $\mathrm{V}_{\text {CCA }}$ |
| K20 | GND (LP) |
| L1 | I/O |
| L2 | I/O |
| L3 | $\mathrm{V}_{\text {CCA }}$ |
| L4 | $V_{\text {CCA }}$ |
| L9 | GND |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L17 | $\mathrm{V}_{\mathrm{CCI}}$ |
| L18 | I/O |
| L19 | I/O |
| L20 | TCK, I/O |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | $\mathrm{V}_{\mathrm{CCI}}$ |
| M9 | GND |
| M10 | GND |
| M11 | GND |
| M12 | GND |
| M17 | I/O |
| M18 | I/O |
| M19 | I/O |
| M20 | I/O |
| N1 | I/O |
| N2 | I/O |
| N3 | I/O |
| N4 | $\mathrm{V}_{\mathrm{CCI}}$ |
| N17 | $\mathrm{V}_{\mathrm{CCI}}$ |
| N18 | I/O |
| N19 | I/O |
| N20 | I/O |
| P1 | I/O |
| P2 | I/O |
| P3 | I/O |
| P4 | $\mathrm{V}_{\text {CCA }}$ |

## 272-Pin PBGA (Continued)

| Ball | A42MX36 <br> Function |
| :---: | :---: |
| P17 | $\mathrm{I} / \mathrm{O}$ |
| P18 | $\mathrm{I} / \mathrm{O}$ |
| P19 | $\mathrm{I} / \mathrm{O}$ |
| P20 | $\mathrm{I} / \mathrm{O}$ |
| R1 | $\mathrm{I} / \mathrm{O}$ |
| R2 | $\mathrm{I} / \mathrm{O}$ |
| R3 | $\mathrm{I} / \mathrm{O}$ |
| R4 | $\mathrm{V}_{\mathrm{CCI}}$ |
| R17 | $\mathrm{V}_{\mathrm{CCI}}$ |
| R18 | $\mathrm{I} / \mathrm{O}$ |
| R19 | $\mathrm{I} / \mathrm{O}$ |
| R20 | $\mathrm{I} / \mathrm{O}$ |
| T1 | $\mathrm{I} / \mathrm{O}$ |
| T2 | $\mathrm{I} / \mathrm{O}$ |
| T3 | $\mathrm{I} / \mathrm{O}$ |
| T4 | $\mathrm{I} / \mathrm{O}$ |
| T17 | $\mathrm{V}_{\mathrm{CCA}}$ |
| T18 | $\mathrm{I} / \mathrm{O}$ |
| T19 | $\mathrm{I} / \mathrm{O}$ |
| T20 | $\mathrm{I} / \mathrm{O}$ |
| U1 | $\mathrm{I} / \mathrm{O}$ |
| U2 | $\mathrm{I} / \mathrm{O}$ |
| U3 | $\mathrm{I} / \mathrm{O}$ |
| U4 | $\mathrm{I} / \mathrm{O}$ |
| U5 | $\mathrm{V}_{\mathrm{CCI}}$ |


| Ball | A42MX36 Function |
| :---: | :---: |
| U6 | I/O (WD) |
| U7 | I/O |
| U8 | I/O |
| U9 | I/O (WD) |
| U10 | $\mathrm{V}_{\text {CCA }}$ |
| U11 | $\mathrm{V}_{\mathrm{CCI}}$ |
| U12 | I/O |
| U13 | I/O |
| U14 | QCLKB, I/O |
| U15 | I/O |
| U16 | $\mathrm{V}_{\mathrm{CCI}}$ |
| U17 | I/O |
| U18 | GND |
| U19 | I/O |
| U20 | I/O |
| V1 | I/O |
| V2 | I/O |
| V3 | GND |
| V4 | GND |
| V5 | I/O |
| V6 | I/O |
| V7 | I/O |
| V8 | I/O (WD) |
| V9 | I/O |
| V10 | I/O |


| Ball | A42MX36 <br> Function |
| :---: | :---: |
| V11 | I/O |
| V12 | I/O |
| V13 | I/O (WD) |
| V14 | I/O |
| V15 | I/O (WD) |
| V16 | I/O |
| V17 | I/O |
| V18 | SDO, TDO, I/O |
| V19 | I/O |
| V20 | I/O |
| W1 | GND |
| W2 | GND |
| W3 | I/O |
| W4 | TMS, I/O |
| W5 | I/O |
| W6 | I/O |
| W7 | I/O |
| W8 | I/O (WD) |
| W9 | I/O (WD) |
| W10 | I/O |
| W11 | I/O |
| W12 | I/O |
| W13 | I/O (WD) |
| W14 | I/O |
| W15 | I/O |


| Ball | A42MX36 <br> Function |
| :---: | :---: |
| W16 | I/O (WD) |
| W17 | I/O |
| W18 | I/O (WD) |
| W19 | GND |
| W20 | GND |
| Y1 | GND |
| Y2 | GND |
| Y3 | I/O |
| Y4 | TDI, I/O |
| Y5 | I/O (WD) |
| Y6 | I/O |
| $Y 7$ | QCLKA, I/O |
| Y8 | I/O |
| Y9 | I/O |
| Y10 | I/O |
| Y11 | I/O |
| Y12 | I/O |
| $Y 13$ | I/O |
| Y14 | I/O |
| Y15 | I/O |
| Y16 | I/O |
| Y17 | I/O |
| Y18 | I/O (WD) |
| Y19 | GND |
| Y20 | GND |

## List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous version | Changes in current version (v6.0) | Page |
| :--- | :--- | :--- |
| v4.0 | Because the changes in this data sheet are extensive and technical in nature, this should <br> be viewed as a new document. Please read it as you would a data sheet that is published <br> for the first time. <br> Note that the "Package Characteristics and Mechanical Drawings" section has been <br> eliminated from the data sheet. The mechanical drawings are now contained in a separate <br> document, "Package Characteristics and Mechanical Drawings," available on the Actel <br> web site. | ALL |

## Data Sheet Categories

In order to provide the latest information to designers, some data sheets are published before data has been fully characterized. These data sheets are marked as "Advanced" or Preliminary" data sheets. The definition of these categories are as follows:

## Advanced

The data sheet contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## Preliminary

The data sheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

## Unmarked (production)

The data sheet contains information that is considered to be final.

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.

http://www.actel.com

## Actel Europe Ltd.

Daneshill House, Lutyens Close Basingstoke, Hampshire RG24 8AG United Kingdom
Tel: +44 (0)1256 305600
Fax: +44 (0)1256 355420

## Actel Corporation

955 East Arques Avenue
Sunnyvale, California 94086 USA
Tel: (408) 739-1010
Fax: (408) 739-1540

Actel Asia-Pacific
EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Tel: +81 03-3445-7671
Fax: +81 03-3445-7668


[^0]:    1. Delays based on 35 pF loading.
    2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.
