CONTEN	rs	18	SOLDERING
CONTENT 1 2 3 4 5 6 7 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 7.14 7.15 7.16	FEATURES APPLICATIONS GENERAL DESCRIPTION ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Mixed mode Row mode Multiplexed LCD bias generation Power-on reset Internal clock External clock Timing generator Row/column drivers Display mode controller Display RAM Data pointer Subaddress counter I ² C-bus controller Input filters RAM access Display control	18 18.1 18.2 18.3 18.3.1 18.3.2 18.3.3 18.4 19 20 21	Introduction Reflow soldering Wave soldering LQFP VSO Method (LQFP and VSO) Repairing soldered joints DEFINITIONS LIFE SUPPORT APPLICATIONS PURCHASE OF PHILIPS I ² C COMPONENTS
7.17	TEST pin I ² C-BUS PROTOCOL		
8 8.1	Command decoder		
9	CHARACTERISTICS OF THE I ² C-BUS		
9.1 9.2 9.3 9.4	Bit transfer Start and stop conditions System configuration Acknowledge		
10	LIMITING VALUES		
11	HANDLING		
12	DC CHARACTERISTICS		
13	AC CHARACTERISTICS		
14	APPLICATION INFORMATION		
15	CHIP DIMENSIONS AND BONDING PAD LOCATIONS		
16	CHIP-ON GLASS INFORMATION		
17	PACKAGE OUTLINE		

PCF8578

1 FEATURES

- · Single chip LCD controller/driver
- Stand-alone or may be used with up to 32 PCF8579s (40960 dots possible)
- 40 driver outputs, configurable as ³²/₈, ²⁴/₁₆, ¹⁶/₂₄ or ⁸/₃₂ rows/columns
- Selectable multiplex rates; 1:8, 1:16, 1:24 or 1:32
- Externally selectable bias configuration, 5 or 6 levels
- 1280-bit RAM for display data storage and scratch pad
- · Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries (with PCF8579)
- Provides display synchronization for PCF8579
- · On-chip oscillator, requires only 1 external resistor
- · Power-on reset blanks display
- Logic voltage supply range 2.5 to 6 V
- Maximum LCD supply voltage 9 V
- · Low power consumption
- I²C-bus interface
- TTL/CMOS compatible
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications (with PCF8579)
- Space saving 56-lead plastic mini-pack and 64 pin quad flat pack
- · Compatible with chip-on-glass technology.



2 APPLICATIONS

- · Automotive information systems
- · Telecommunication systems
- · Point-of-sale terminals
- Computer terminals
- Instrumentation.

3 GENERAL DESCRIPTION


The PCF8578 is a low power CMOS LCD row/column driver, designed to drive dot matrix graphic displays at multiplex rates of 1:8, 1:16, 1:24 or 1:32. The device has 40 outputs, of which 24 are programmable, configurable as $^{32}/_{8}$, $^{24}/_{16}$, $^{16}/_{24}$ or $^{8}/_{32}$ rows/columns. The PCF8578 can function as a stand-alone LCD controller/driver for use in small systems, or for larger systems can be used in conjunction with up to 32 PCF8579s for which it has been optimized. Together these two devices form a general purpose LCD dot matrix driver chip set, capable of driving displays of up to 40960 dots. The PCF8578 is compatible with most microcontrollers and communicates via a two-line bidirectional bus (I²C-bus). Communication overheads are minimized by a display RAM with auto-incremented addressing and display bank switching.

4 ORDERING INFORMATION

TYPE NUMBER	PACKAGE							
NAME		DESCRIPTION	VERSION					
PCF8578T	VSO56	plastic very small outline package; 56 leads SO						
PCF8578U/2	_	chip with bumps in tray						
PCF8578H	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2					

PCF8578

5 BLOCK DIAGRAM





LCD row/column driver for dot matrix graphic displays

PCF8578

6 PINNING

SYMBOL	P	IN	DESCRIPTION		
STIVIBOL	VSO56	LQFP64	DESCRIPTION		
SDA	1	7	I ² C-bus serial data input/output		
SCL	2	8	I ² C-bus serial clock input		
SYNC	3	9	cascade synchronization output		
CLK	4	10	external clock input/output		
V _{SS}	5	11	ground (logic)		
TEST	6	12	test pin (connect to V _{SS})		
SA0	7	13	I ² C-bus slave address input (bit 0)		
OSC	8	16	oscillator input		
V_{DD}	9	20	positive supply voltage		
V ₂ to V ₅	10 to 13	21 to 24	LCD bias voltage inputs		
V_{LCD}	14	25	LCD supply voltage		
n.c.	15, 16	14, 15, 17 to 19, 26 to 28, 36, 47	not connected		
C39 to C32	17 to 24	29 to 35, 37	LCD column driver outputs		
R31/C31 to R8/C8	25 to 48	38 to 46, 48 to 62	LCD row/column driver outputs		
R7 to R0	49 to 56	63, 64, 1 to 6	LCD row driver outputs		





LCD row/column driver for dot matrix graphic displays

PCF8578

7 FUNCTIONAL DESCRIPTION

The PCF8578 row/column driver is designed for use in one of three ways:

- Stand-alone row/column driver for small displays (mixed mode)
- Row/column driver with cascaded PCF8579s (mixed mode)
- Row driver with cascaded PCF8579s (mixed mode).

7.1 Mixed mode

In mixed mode, the device functions as both a row and column driver. It can be used in small stand-alone applications, or for larger displays with up to 15 PCF8579s (31 PCF8579s when two slave addresses are used). See Table 1 for common display configurations.

7.2 Row mode

In row mode, the device functions as a row driver with up to 32 row outputs and provides the clock and synchronization signals for the PCF8579. Up to 16 PCF8579s can normally be cascaded (32 when two slave addresses are used).

Timing signals are derived from the on-chip oscillator, whose frequency is determined by the value of the resistor connected between OSC and $V_{\rm SS}$.

Commands sent on the I²C-bus from the host microcontroller set the mode (row or mixed), configuration (multiplex rate and number of rows and columns) and control the operation of the device. The device may have one of two slave addresses. The only difference between these slave addresses is the least significant bit, which is set by the logic level applied to SA0. The PCF8578 and PCF8579 also have subaddresses. The subaddress of the PCF8578 is only defined in mixed mode and is fixed at 0. The RAM may only be accessed in mixed mode and data is loaded as described for the PCF8579.

Bias levels may be generated by an external potential divider with appropriate decoupling capacitors. For large displays, bias sources with high drive capability should be used. A typical mixed mode system operating with up to 15 PCF8579s is shown in Fig.5 (a stand-alone system would be identical but without the PCF8579s).

Table 1 Possible displays configurations

APPLICATION	MULTIPLEX	MIXE	D MODE	ROW	/ MODE	TYPICAL APPLICATIONS
APPLICATION	RATE	ROWS	COLUMNS	ROWS	COLUMNS	TYPICAL APPLICATIONS
Stand alone	1:8	8	32	-	-	small digital or
	1 : 16	16	24	-	_	alphanumerical displays
	1 : 24	24	16	_	_	
	1 : 32	32	8	_	_	
With PCF8579	1:8	8(1)	632 ⁽¹⁾	8 × 4 4 ⁽²⁾	640 ⁽²⁾	alphanumeric displays and
	1 : 16	16 ⁽¹⁾	624 ⁽¹⁾	16 × 2 ⁽²⁾	640 ⁽²⁾	dot matrix graphic displays
	1 : 24	24 ⁽¹⁾	616 ⁽¹⁾	24 ⁽²⁾	640 ⁽²⁾	
	1:32	32 ⁽¹⁾	608 ⁽¹⁾	24 ⁽²⁾	640 ⁽²⁾	

Notes

- 1. Using 15 PCF8579s.
- Using 16 PCF8579s.

PCF8578

7.3 Multiplexed LCD bias generation

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage (V_{th}). V_{th} is typically defined as the RMS voltage at which the LCD exhibits 10% contrast. Table 2 shows the optimum voltage bias levels for the PCF8578 as functions of V_{op} (V_{op} = V_{DD} – V_{LCD}), together with the discrimination ratios (D) for the different multiplex rates. A practical value for V_{op} is obtained by equating V_{off(rms)} with V_{th}. Figure 4 shows the first 4 rows of Table 2 as graphs. Table 3 shows the relative values of the resistors required in the configuration of Fig.5 to produce the standard multiplex rates.

Table 2 Optimum LCD voltages

DADAMETED		MULTIPL	EX RATE		
PARAMETER	1:8	1 : 16	1:24	1 : 32	
$\frac{V_2}{V_{op}}$	0.739	0.800	0.830	0.850	
$V_3 \over V_{op}$	0.522	0.600	0.661	0.700	
$\frac{V_4}{V_{op}}$	0.478	0.400	0.339	0.300	
$V_{5} \over V_{op}$	0.261	0.200	0.170	0.150	
$\frac{V_{\text{off (rms)}}}{V_{\text{op}}}$	0.297	0.245	0.214	0.193	
Von (rms) Vop	0.430	0.316	0.263	0.230	
$D = \frac{V_{on(rms)}}{V_{off(rms)}}$	1.447	1.291	1.230	1.196	
$\frac{V_{op}}{V_{th}}$	3.370	4.080	4.680	5.190	

Table 3 Multiplex rates and resistor values for Fig.5


RESISTORS	MULTIPLEX RATE (n)							
nesis i Ons	n = 8	n = 16, 24, 32						
R1	R	R						
R2	$(\sqrt{n-2})R$	R						
R3	(3 – √n) R	$(\sqrt{n-3})$ R						

7.4 Power-on reset


At power-on the PCF8578 resets to a defined starting condition as follows:


- 1. Display blank
- 2. 1:32 multiplex rate, row mode
- 3. Start bank, 0 selected
- Data pointer is set to X, Y address 0, 0
- Character mode
- 6. Subaddress counter is set to 0
- 7. I²C-bus interface is initialized.


Data transfers on the I²C-bus should be avoided for 1 ms following power-on, to allow completion of the reset action.




PCF8578










LCD row/column driver for dot matrix graphic displays

PCF8578

7.5 Internal clock

The clock signal for the system may be generated by the internal oscillator and prescaler. The frequency is determined by the value of the resistor R_{OSC} , see Fig.9. For normal use a value of 330 k Ω is recommended. The clock signal, for cascaded PCF8579s, is output at CLK and has a frequency $1/\!\!\!/_6$ (multiplex rate 1 : 8, 1 : 16 and 1 : 32) or $1/\!\!\!/_8$ (multiplex rate 1 : 24) of the oscillator frequency.



To avoid capacitive coupling, which could adversely affect oscillator stability, $R_{\rm OSC}$ should be placed as closely as possible to the OSC pin. If this proves to be a problem, a filtering capacitor may be connected in parallel to $R_{\rm OSC}$.

Fig.9 Oscillator frequency as a function of external oscillator resistor, Rosc.

7.6 External clock

If an external clock is used, OSC must be connected to V_{DD} and the external clock signal to CLK. Table 4 summarizes the nominal CLK and $\overline{\text{SYNC}}$ frequencies.

7.7 Timing generator

The timing generator of the PCF8578 organizes the internal data flow of the device and generates the LCD frame synchronization pulse SYNC, whose period is an integer multiple of the clock period. In cascaded applications, this signal maintains the correct timing relationship between the PCF8578 and PCF8579s in the system.

7.8 Row/column drivers

Outputs R0 to R7 and C32 to C39 are fixed as row and column drivers respectively. The remaining 24 outputs R8/C8 to R31/C31 are programmable and may be configured (in blocks of 8) to be either row or column drivers. The row select signal is produced sequentially at each output from R0 up to the number defined by the multiplex rate (see Table 1). In mixed mode the remaining outputs are configured as columns. In row mode all programmable outputs (R8/C8 to R31/C31) are defined as row drivers and the outputs C32 to C39 should be left open-circuit.

Using a 1:16 multiplex rate, two sets of row outputs are driven, thus facilitating split-screen configurations, i.e. a row select pulse appears simultaneously at R0 and R16/C16, R1 and R17/C17 etc. Similarly, using a multiplex rate of 1:8, four sets of row outputs are driven simultaneously. Driver outputs must be connected directly to the LCD. Unused outputs should be left open-circuit. In 1:8 R0 to R7 are rows; in 1:16 R0 to R15/C15 are rows; in 1:24 R0 to R23/C23 are rows; in 1:32 R0 to R31/C31 are rows.

Table 4 Signal frequencies required for nominal 64 Hz frame frequency; note 1.

OSCILLATOR FREQUENCY fosc ⁽²⁾ (Hz)	FRAME FREQUENCY f _{SYNC} (Hz)	MULTIPLEX RATE (n)	DIVISION RATIO	CLOCK FREQUENCY f _{CLK} (Hz)
12288	64	1 : 8, 1 : 16, 1 : 32	6	2048
12288	64	1 : 24	8	1 536

Notes

- 1. A clock signal must always be present, otherwise the LCD may be frozen in a DC state.
- 2. $R_{OSC} = 330 \text{ k}\Omega$.

LCD row/column driver for dot matrix graphic displays

PCF8578

7.9 Display mode controller

The configuration of the outputs (row or column) and the selection of the appropriate driver waveforms are controlled by the display mode controller.

7.10 Display RAM

The PCF8578 contains a 32 x 40-bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes (4 x 8 x 40 bits). During RAM access, data is transferred to/from the RAM via the I^2 C-bus. The first eight columns of data (0 to 7) cannot be displayed but are available for general data storage and provide compatibility with the PCF8579. There is a direct correspondence between X-address and column output number.

7.11 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into, or read from, the display RAM, controlled by commands sent on the I²C-bus.

7.12 Subaddress counter

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage takes place only when the contents of the subaddress counter agree with the hardware subaddress. The hardware subaddress of the PCF8578, valid in mixed mode only, is fixed at 0000.

7.13 I2C-bus controller

The I²C-bus controller detects the I²C-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8578 acts as an I²C-bus slave transmitter/receiver in mixed mode, and as a slave receiver in row mode. A slave device cannot control bus communication.

7.14 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

7.15 RAM access

RAM operations are only possible when the PCF8578 is in mixed mode.

In this event its hardware subaddress is internally fixed at 0000 and the hardware subaddresses of any PCF8579 used in conjunction with the PCF8578 must start at 0001.

There are three RAM ACCESS modes:

- Character
- · Half-graphic
- · Full-graphic.

These modes are specified by bits G1 to G0 of the RAM ACCESS command. The RAM ACCESS command controls the order in which data is written to or read from the RAM (see Fig.10).

To store RAM data, the user specifies the location into which the first byte will be loaded (see Fig.11):

- Device subaddress (specified by the DEVICE SELECT command)
- RAM X-address (specified by the LOAD X-ADDRESS command)
- RAM bank (specified by bits Y1 and Y0 of the RAM ACCESS command).

Subsequent data bytes will be written or read according to the chosen RAM ACCESS mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15, further display data transfers will lead to a wrap-around of the subaddress to 0.


7.16 Display control

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M1 and M0 of the SET MODE command.


The display status (all dots on/off and normal/inverse video) is set by bits E1 and E0 of the SET MODE command. For bank switching, the RAM bank corresponding to the top of the display is set by bits B1 and B0 of the SET START BANK command. This is shown in Fig.12. This feature is useful when scrolling in alphanumeric applications.


7.17 TEST pin

The TEST pin must be connected to V_{SS}.



PCF8578





LCD row/column driver for dot matrix graphic displays

PCF8578

8 I2C-BUS PROTOCOL

Two 7-bit slave addresses (0111100 and 0111101) are reserved for both the PCF8578 and PCF8579. The least significant bit of the slave address is set by connecting input SA0 to either 0 (V_{SS}) or 1 (V_{DD}). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same I^2 C-bus which allows:

- 1. One PCF8578 to operate with up to 32 PCF8579s on the same I²C-bus for very large applications
- The use of two types of LCD multiplex schemes on the same I²C-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.

The I²C-bus protocol is shown in Fig.13. All communications are initiated with a start condition (S) from the I²C-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.


In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C. After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0. After the last data byte has been acknowledged, the I²C-bus master issues a stop condition (P).

In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8578 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The master receiver must signal an end of data to the slave transmitter, by not generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a stop condition (P).

Display bytes are written into, or read from, the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from, the intended devices.

In multiple device applications, the hardware subaddress pins of the PCF8579s (A0 to A3) are connected to $V_{\rm SS}$ or $V_{\rm DD}$ to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device **must** be allocated a unique hardware subaddress.

LCD row/column driver for dot matrix graphic displays



LCD row/column driver for dot matrix graphic displays

PCF8578

8.1 Command decoder

The command decoder identifies command bytes that arrive on the I^2C -bus. The most-significant bit of a command is the continuation bit C (see Fig.14). When this bit is set, it indicates that the next byte to be transferred will also be a command. If the bit is reset, it indicates the conclusion of the command transfer. Further bytes will be regarded as display data. Commands are transferred in WRITE mode only.

The five commands available to the PCF8578 are defined in Tables 5 and 6.




Table 5 Summary of commands

COMMAND	OPCODE ⁽¹⁾)			DESCRIPTION	
SET MODE	С	1	0	D	D	D	D	D	multiplex rate, display status, system type
SET START BANK	С	1	1	1	1	1	D	D	defines bank at top of LCD
DEVICE SELECT	С	1	1	0	D	D	D	D	defines device subaddress
RAM ACCESS	С	1	1	1	D	D	D	D	graphic mode, bank select (D D D D ≥ 12 is not allowed; see SET START BANK opcode)
LOAD X-ADDRESS	С	0	D	D	D	D	D	D	0 to 39

Note

1. C = command continuation bit. D = may be a logic 1 or 0.

LCD row/column driver for dot matrix graphic displays

PCF8578

Table 6 Definition of PCF8578/PCF8579 commands

COMMAND OPCODE		OPTIONS	DESCRIPTION							
SET MODE	С	1	0	Т	E1	E0	M1	Mo	see Table 7	defines LCD drive mode
									see Table 8	defines display status
									see Table 9	defines system type
SET START BANK	O	1	1	1	1	1	B1	B0	see Table 10	defines pointer to RAM bank corresponding to the top of the LCD; useful for scrolling, pseudo-motion and background preparation of new display
DEVICE SELECT	С	1	1	0	A3	A 2	A1	A0	see Table 11	four bits of immediate data, bits A0 to A3, are transferred to the subaddress counter to define one of sixteen hardware subaddresses
RAM ACCESS	С	1	1	1	G1	G0	Y1	Y0	see Table 12	defines the auto-increment behaviour of the address for RAM access
									see Table 13	two bits of immediate data, bits Y0 to Y1, are transferred to the X-address pointer to define one of forty display RAM columns
LOAD X-ADDRESS	C	0	X5	X4	X3	X2	X1	X0	see Table 14	six bits of immediate data, bits X0 to X5, are transferred to the X-address pointer to define one of forty display RAM columns

22

PCF8578

Table 7 Set mode option 1

LCD	DRIVE MODE	BI	тѕ
LCD	DRIVE MODE	M1	Мо
1:8	MUX (8 rows)	0	1
1:16	MUX (16 rows)	1	0
1:24	MUX (24 rows)	1	1
1:32	MUX (32 rows)	0	0

Table 8 Set mode option 2

DISPLAY STATUS	BITS			
DISPLAT STATUS	E1	E0		
Blank	0	0		
Normal	0	1		
All segments on	1	0		
Inverse video	1	1		

Table 9 Set mode option 3

SYSTEM TYPE	BIT T
PCF8578 row only	0
PCF8578 mixed mode	1

Table 10 Set start bank option 1

START BANK POINTER	Bľ	TS
START BANK POINTER	B1	B0
Bank 0	0	0
Bank 1	0	1
Bank 2	1	0
Bank 3	1	1

Table 11 Device select option 1

DESCRIPTION	BITS			
Decimal value 0 to 15	АЗ	A 2	A1	Α0

Table 12 RAM access option 1

RAM ACCESS MODE	Bľ	TS
NAW ACCESS WODE	G1	G0
Character	0	0
Half-graphic	0	1
Full-graphic	1	0
Not allowed (note 1)	1	1

Note

1. See opcode for SET START BANK in Table 6.

Table 13 Device select option 1

DESCRIPTION	BITS	
Decimal value 0 to 3	Y1	Y0

Table 14 Device select option 1

DESCRIPTION	BITS					
Decimal value 0 to 39	X5	X4	ХЗ	X2	X1	ΧO

LCD row/column driver for dot matrix graphic displays

PCF8578

9 CHARACTERISTICS OF THE I2C-BUS

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL) which must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this moment will be interpreted as control signals.

9.2 Start and stop conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the STOP condition (P).

9.3 System configuration


A device transmitting a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message flow is the 'master' and the devices which are controlled by the master are the 'slaves'.


9.4 Acknowledge


The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.



LCD row/column driver for dot matrix graphic displays







LCD row/column driver for dot matrix graphic displays

PCF8578

10 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD}	supply voltage	-0.5	+8.0	٧
V_{LCD}	LCD supply voltage	V _{DD} – 11	V_{DD}	V
V _{I1}	input voltage SDA, SCL, CLK, TEST, SA0 and OSC	V _{SS} - 0.5	V _{DD} + 0.5	V
V_{l2}	input voltage V ₂ to V ₅	V _{LCD} – 0.5	V _{DD} + 0.5	V
V _{o1}	output voltage SYNC and CLK	V _{SS} - 0.5	V _{DD} + 0.5	V
V _{o2}	output voltage R0 to R7, R8/C8 to R31/C31 and C32 to C39	V _{LCD} – 0.5	$V_{DD} + 0.5$	٧
I _I	DC input current	-10	+10	mA
lo	DC output current	-10	+10	mA
I_{DD} , I_{SS} , I_{LCD}	V _{DD} , V _{SS} or V _{LCD} current	-50	+50	mA
P _{tot}	total power dissipation per package	_	400	mW
Po	power dissipation per output	_	100	mW
T _{stg}	storage temperature	-65	+150	°C

11 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe it is desirable to take normal precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC12 under "Handling MOS Devices".

LCD row/column driver for dot matrix graphic displays

PCF8578

12 DC CHARACTERISTICS

 V_{DD} = 2.5 to 6 V; V_{SS} = 0 V; V_{LCD} = V_{DD} - 3.5 V to V_{DD} - 9 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies				•		
V_{DD}	supply voltage		2.5	-	6.0	٧
V_{LCD}	LCD supply voltage		V _{DD} – 9	-	V _{DD} – 3.5	V
I _{DD1}	supply current external clock	f _{CLK} = 2 kHz; note 1	_	6	15	μΑ
I _{DD2}	supply current internal clock	$R_{OSC} = 330 \text{ k}\Omega$	_	20	50	μΑ
V _{POR}	power-on reset level	note 2	0.8	1.3	1.8	V
Logic	•		•	•		
V _{IL}	LOW level input voltage		V _{SS}	<u> </u>	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V_{DD}	V
I _{OL1}	LOW level output current at SYNC and CLK	V _{OL} = 1 V; V _{DD} = 5 V	1	-	_	mA
I _{OH1}	HIGH level output current at SYNC and CLK	V _{OH} = 4 V; V _{DD} = 5 V	_	-	-1	mA
I _{OL2}	LOW level output current at SDA	$V_{OL} = 0.4 \text{ V}; V_{DD} = 5 \text{ V}$	3	-	_	mA
I _{L1}	leakage current at SDA, SCL, SYNC, CLK, TEST and SA0	$V_i = V_{DD}$ or V_{SS}	_	-	+1	mA
I _{L2}	leakage current at OSC	$V_i = V_{DD}$	_	-	+1	μΑ
Ci	input capacitance at SCL and SDA	note 3	_	-	5	pF
LCD outpu	ts			•		•
I _{L3}	leakage current at V ₂ to V ₅	$V_i = V_{DD}$ or V_{LCD}	-2	_	+2	μΑ
V _{DC}	DC component of LCD drivers R0 to R7, R8/C8 to R31/C31 and C32 to C39		_	±20	_	mV
R _{ROW}	output resistance R0 to R7 and R8/C8 to R31/C31	row mode; note 4	_	1.5	3	kΩ
R _{COL}	output resistance R8/C8 to R31/C31 and C32 to C39	column mode; note 4	_	3	6	kΩ

Notes

- 1. Outputs are open; inputs at V_{DD} or V_{SS}; I²C-bus inactive; external clock with 50% duty factor.
- 2. Resets all logic when V_{DD} < V_{POR}.
- 3. Periodically sampled; not 100% tested.
- 4. Resistance measured between output terminal (R0 to R7, R8/C8 to R31/C31 and C32 to C39) and bias input (V₂ to V₅, V_{DD} and V_{LCD}) when the specified current flows through one output under the following conditions (see Table 2):
 - a) $V_{op} = V_{DD} V_{LCD} = 9 \text{ V}.$
 - b) Row mode, R0 to R7 and R8/C8 to R31/C31: $V_2 V_{LCD} \ge 6.65 \text{ V}$; $V_5 V_{LCD} \le 2.35 \text{ V}$; $I_{LOAD} = 150 \ \mu\text{A}$.
 - c) Column mode, R8/C8 to R31/C31 and C32 to C39: $V_3 V_{LCD} \ge 4.70 \text{ V}; V_4 V_{LCD} \le 4.30 \text{ V}; I_{LOAD} = 100 \ \mu\text{A}.$


LCD row/column driver for dot matrix graphic displays

PCF8578


13 AC CHARACTERISTICS


All timing values are referenced to V_{IH} and V_{IL} levels with an input voltage swing of V_{SS} to V_{DD} . $V_{DD} = 2.5$ to 6 V; $V_{SS} = 0$ V; $V_{LCD} = V_{DD} - 3.5$ V to $V_{DD} - 9$ V; $V_{amb} = -40$ to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{CLK1}	clock frequency at multiplex rates of 1:8,1:16 and 1:32	$R_{OSC} = 330 \text{ k}\Omega; V_{DD} = 6 \text{ V}$	1.2	2.1	3.3	kHz
f _{CLK2}	clock frequency at multiplex rates of 1:24	$R_{OSC} = 330 \text{ k}\Omega; V_{DD} = 6 \text{ V}$	0.9	1.6	2.5	kHz
t _{PSYNC}	SYNC propagation delay		_	_	500	ns
t _{PLCD}	driver delays	V _{DD} - V _{LCD} = 9 V; with test loads	_	_	100	μs
I ² C-bus						
f _{SCL}	SCL clock frequency		_	_	100	kHz
t _{SW}	tolerable spike width on bus		_	_	100	ns
t _{BUF}	bus free time		4.7	-	_	μs
t _{SU;STA}	start condition set-up time	repeated start codes only	4.7	_	_	μs
t _{HD;STA}	start condition hold time		4.0	4.0	_	μs
t _{LOW}	SCL LOW time		4.7	_	_	μs
t _{HIGH}	SCL HIGH time		4.0	_	_	μs
t _r	SCL and SDA rise time		_	_	1	μs
t _f	SCL and SDA fall time		_	_	0.3	μs
t _{SU;DAT}	data set-up time		250	_	_	ns
t _{HD;DAT}	data hold time		0	_	_	ns
t _{su;sto}	stop condition set-up time		4.0	_	_	μs



LCD row/column driver for dot matrix graphic displays







LCD row/column driver for dot matrix graphic displays

PCF8578


14 APPLICATION INFORMATION




PCF8578




PCF8578




PCF8578



PCF8578




PCF8578



PCF8578

15 CHIP DIMENSIONS AND BONDING PAD LOCATIONS



LCD row/column driver for dot matrix graphic displays

PCF8578

Table 15 Bonding pad locations (dimensions in μ m)

All x/y coordinates are referenced to centre of chip, see Fig.28.

PAD NUMBER	SYMBOL		.,	PI	NS
PAD NUMBER			У	VSO56	LQFP64
1	SDA	174	2241	1	7
2	SCL	-30	2241	2	8
3	SYNC	-234	2241	3	9
4	CLK	-468	2241	4	10
5	V _{SS}	-726	2241	5	11
6	TEST	-1014	2241	6	12
7	SA0	-1308	2241	7	13
8	OSC	-1308	1917	8	16
9	V_{DD}	-1308	1113	9	20
10	V ₂	-1308	873	10	21
11	V ₃	-1308	663	11	22
12	V_4	-1308	459	12	23
13	V ₅	-1308	255	13	24
14	V_{LCD}	-1308	51	14	25
15	C39	-1308	-1149	17	29
16	C38	-1308	-1353	18	30
17	C37	-1308	-1557	19	31
18	C36	-1308	-1773	20	32
19	C35	-1308	-1995	21	33
20	C34	-1308	-2241	22	34
21	C33	-1014	-2241	23	35
22	C32	-726	-2241	24	37
23	R31/C31	-468	-2241	25	38
24	R30/C30	-234	-2241	26	39
25	R29/C29	-30	-2241	27	40
26	R28/C28	174	-2241	28	41
27	R27/C27	468	-2241	29	42
28	R26/C26	672	-2241	30	43
29	R25/C25	876	-2241	31	44
30	R24/C24	1 080	-2241	32	45
31	R23/C23	1308	-2241	33	46
32	R22/C22	1308	-1977	34	48
33	R21/C21	1308	-1731	35	49
34	R20/C20	1308	-1515	36	50
35	R19/C19	1308	-1305	37	51
36	R18/C18	1308	-1101	38	52
37	R17/C17	1308	-897	39	53

37


LCD row/column driver for dot matrix graphic displays

	OVIIDOI				PINS
PAD NUMBER	SYMBOL	MBOL x y		VSO56	LQFP64
38	R16/C16	1308	-693	40	54
39	R15/C15	1308	-489	41	55
40	R14/C14	1308	-285	42	56
41	R13/C13	1308	-81	43	57
42	R12/C12	1308	123	44	58
43	R11/C11	1308	351	45	59
44	R10/C10	1308	603	46	60
45	R9/C9	1308	1 101	47	61
46	R8/C8	1308	1305	48	62
47	R7	1308	1515	49	63
48	R6	1308	1731	50	64
49	R5	1308	1977	51	1
50	R4	1308	2241	52	2
51	R3	1 080	2241	53	3
52	R2	876	2241	54	4
53	R1	672	2241	55	5
54	R0	468	2241	56	6
_	n.c.	-	-	15, 16	14, 15, 17 to 19, 26 to 28, 36, 47

LCD row/column driver for dot matrix graphic displays

PCF8578

16 CHIP-ON GLASS INFORMATION




PCF8578

17 PACKAGE OUTLINES

VSO56: plastic very small outline package; 56 leads

SOT190-1



Note

inches

0.13

1. Plastic or metal protrusions of 0.3 mm maximum per side are not included.

0.012 0.0055

0.01

2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT190-1					96-04-02 97-08-11

0.0295

0.089

800.0


0.004

0.004

PCF8578

LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm

SOT314-2



Note

1. Plastic or metal protrusions of $0.25\ \text{mm}$ maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT314-2					95-12-19- 97-08-01

LCD row/column driver for dot matrix graphic displays

PCF8578

18 SOLDERING

18.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (order code 9398 652 90011).

18.2 Reflow soldering

Reflow soldering techniques are suitable for all LQFP and VSO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 50 and 300 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 °C.

18.3 Wave soldering

18.3.1 LQFP

Wave soldering is **not** recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

CAUTION

Wave soldering is NOT applicable for all LQFP packages with a pitch (e) equal or less than 0.5 mm.

If wave soldering cannot be avoided, for LQFP packages with a pitch (e) larger than 0.5 mm, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

18.3.2 VSO

Wave soldering techniques can be used for all VSO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

18.3.3 METHOD (LQFP AND VSO)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

18.4 Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.