



- 5-V Core Logic With PCI Interface
- Supports PCI Clock Frequencies up to 33 MHz
- Accepts IRQSER Serial Interrupt Stream Input From TI™ PC Card Controllers
- Provides System Access to All 15 ISA-Style IRQs and 4 PCI-Style Interrupts
- Offered in 48-Pin TQFP Package



description

The PCI950 is an IRQSER interrupt deserializer that interfaces with existing and future TI PC Card controllers. The PCI950 accepts the IRQSER output of a TI PC Card controller and converts it to 16 ISA-style interrupts and 4 PCI-style interrupts. Interfacing the PC Card controller with the PCI950 permits system access of all available interrupts and features of the PC Card controller.

functional block diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TI is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

PCI950

IRQSER DESERIALIZER

SCPS015A – JULY 1997 – REVISED JANUARY 1998

Terminal Functions

TERMINAL NAME	NO.	I/O TYPE	FUNCTION
<u>ACTIVE</u>	25	O	Device active. When the PCI950 is busy, this output is low and when the PCI950 is idle, this output is high.
<u>CLKRUN</u>	34	I/O	PCI clock run. <u>CLKRUN</u> is used by the central resource to request permission to stop the PCI clock or to slow the PCI clock rate. When the PCI950 is busy and <u>CLKRUN</u> is sampled high, then <u>CLKRUN</u> is driven low for two clock cycles. If <u>CLKRUN</u> is not used, it can be tied low. See Note 1.
DRIVEMODE	13	I	Drive mode. When this input is high and the PCI950 samples a low on the IRQSER line during the sample phase of the IRQ data frame, then the PCI950 drives the IRQSER line high during the recovery phase. When this input is low and the PCI950 samples a low level on the IRQSER line during the sample phase of the IRQ data frame, then the PCI950 three-states the IRQSER line during the recovery phase.
GND	5, 14, 27, 30, 40	—	Device ground terminals
<u>INTA</u> , <u>INTB</u> , <u>INTC</u> , <u>INTD</u>	15, 16, 17, 18	O	PCI-style interrupts. These are four parallel PCI-style Interrupts, <u>INTA</u> – <u>INTD</u> . The PCI950 provides the PCI interrupts in an open-drain environment, which requires the system vendor to implement a pullup resistor on each implemented interrupt.
IRQ0, IRQ1, IRQ3–15	23, 22, 38, 12, 9, 4, 3, 44, 2, 1, 48, 47, 42, 41, 37	O	ISA-style interrupts. These are 15 parallel ISA interrupts, IRQ0, 1, 3–15. The PCI950 provides the ISA interrupts in an open-drain environment, which requires the system vendor to implement a pullup resistor on each implemented interrupt.
IRQ2/ <u>SMI</u>	21	O	System management interrupt. The PCI950 provides the <u>SMI</u> interrupt in an open-drain environment, which requires the system vendor to implement a pullup resistor on each implemented interrupt.
IRQSER	24	I/O	Serial interrupt stream from PC Card controller. This input is connected to the IRQSER output from the TI PC Card controller.
NC	7, 8, 10, 11, 19, 26, 31, 43, 45	—	No connection
PCLK	28	I	PCI-bus clock. The PCI-bus clock operates at frequencies ranging from 0–33 MHz.
POLLMODE	32	I	Poll mode. Selects between quiet mode and continuous mode. When this input is low, the PCI950 is in quiet mode. When this input is high, the PCI950 is in continuous mode. The POLLMODE signal is sampled during the rising edge of a start frame. After reset, the PCI950 generates the first cycle, and the stop-frame width in this cycle is set based on the POLLMODE input level. Any change in POLLMODE input causes the PCI950 to generate a start pulse.
<u>RSTIN</u>	36	I	Device reset. When <u>RSTIN</u> is asserted low, the internal counters are reset and all output buffers are put in a high-impedance state (three stated). After <u>RSTIN</u> is deasserted, the PCI950 defaults to continuous mode.
<u>SHUTD</u>	35	I	Shutdown. When <u>SHUTD</u> input is low, the internal clock is stopped and the outputs are placed in a high-impedance state (three stated). When <u>SHUTD</u> input is high, the device is in normal operation. During continuous mode of operation, the recommended use of <u>SHUTD</u> is to first assert <u>STOP</u> input, check that <u>ACTIVE</u> is high, and then assert <u>SHUTD</u> to stop the clock. During quiet mode of operation, the <u>SHUTD</u> input can be asserted after <u>ACTIVE</u> is sampled high.
<u>STOP</u>	29	I	Stop continuous mode. The default number of idle clocks between stop and start frame in continuous mode is one. But the <u>STOP</u> pin can be used to insert more than one idle state. If the PCI950 is in continuous mode and if during an IRQSER cycle the <u>STOP</u> input is driven low, then after completion of the IRQSER cycle any number of idle states can be inserted. The next start frame is initiated by PCI950 when <u>STOP</u> is driven high. If <u>STOP</u> is not to be used, then it must be tied high. See Note 1.
VCC	6, 20, 33, 39, 46	—	Device 5-V power-supply terminals

NOTE 1: Unused active-low inputs must be pulled up to V_{CC} using a 43 k Ω resistor, and unused active-high inputs must be pulled down to GND using a 43 k Ω resistor.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


functional description

The PCI950 accepts the serialized IRQ stream from the PC Card controller for conversion to discrete ISA and PCI interrupts. The serialized IRQ protocol is defined in the document *Serialized IRQ Protocol for PCI Systems*, revision 6.0. This protocol uses a serial packet consisting of one start frame, several IRQ/data frames, and one stop frame.

Start frame: There are two modes of operation for the IRQSER start frame – quiet mode and continuous mode. During continuous mode the PCI950 initiates the start frame. A low level on the POLLMODE input pin selects the quiet mode and a high level selects continuous mode for the PCI950. The total low-pulse width on a start frame is eight clocks. After reset the PCI950 defaults to continuous mode.


IRQ/data frame: The PCI950 is designed to decode a fixed length of 21 IRQ/data frames that are sampled in the following sequence: IRQ0, IRQ1, SMI, IRQ3 through IRQ15, IOCHK, INTA, INTB, INTC, and INTD.

Stop frame: After the completion of a start frame and 21 IRQ data frames, the PCI950 generates a stop frame. The pulse width of the stop pulse is determined by the status of the POLLMODE input pin sampled during the start frame.



- NOTES: 2. Start frame is eight clocks in duration.
3. Slave or host initiated: POLLMODE is level dependent.

Figure 1. IRQSER Start-Frame Timing




- NOTES: 4. The PCI950 stop pulse is two or three clocks in duration.
5. There may be none, one, or more idle states during the stop frame.
6. When the PCI950 is in continuous mode, there are 17 idle states between the stop frame and the start frame.

Figure 2. IRQSER Stop-Frame Timing




functional description (continued)



- NOTES: 9. ACTIVE goes low one clock cycle after the beginning of the PCI950 start pulse.
10. ACTIVE is set high two clock pulses after the PCI950 stop pulse.

Figure 4. ACTIVE Output Timing During Quiet Mode



- NOTES: 11. STOP can only be used to insert idle states in continuous mode.
12. The recommended sequence for using SHUTD is to:
A. Assert STOP.
B. Ensure that ACTIVE is not asserted.
C. Assert SHUTD.

Figure 5. Using STOP During Continuous Mode



APPLICATION INFORMATION

system-level implementation

A typical PCI950 system implementation is shown in Figure 6. The PCI950 allows software access to interrupts that may not exist on the periphery of the PC Card controller, thus increasing the overall interrupt resources that can be utilized.




Figure 6. Typical System Installation

absolute maximum ratings over operating temperature ranges (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 6 V
Input voltage range, V_I	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 13)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 14)	± 20 mA
Storage temperature range, T_{stg}	–65°C to 150°C
Virtual junction temperature, T_J	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 13. Applies to external input and bidirectional buffers

14. Applies to external output and bidirectional buffers

recommended operating conditions (see Note 15)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	Commercial	4.75	5	5.25	V
V_{IH}^{\ddagger}	High-level input voltage		2		V_{CC}	V
V_{IL}^{\ddagger}	Low-level input voltage		0		0.8	V
V_I	Input voltage		0		V_{CC}	V
V_O^{\S}	Output voltage		0		V_{CC}	V
t_t	Input transition time [rise time (t_r) and fall time (t_f), see Figure 7]		0		25	ns
T_A	Operating ambient temperature range		0	25	70	°C
T_J^{\P}	Virtual junction temperature		0	25	115	°C

[‡] Applies to external inputs and bidirectional buffers without hysteresis

^{\S} Applies to external output buffers

^{\P} These junction temperatures reflect simulation conditions. The customer is responsible for verifying junction temperature.

NOTE 15: Unused pins (input or I/O) must be forced or tied high or low to prevent them from floating.

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER	PINS	TEST CONDITIONS	MIN	MAX	UNIT
V_{OH} High-level output voltage	PCI#	$I_{OH} = -2$ mA	2.4		V
	Standard	$I_{OH} = -4$ mA	2.1		
V_{OL} Low-level output voltage	PCI#	$I_{OL} = 6$ mA		0.55	V
	Standard	$I_{OL} = 4$ mA		0.5	
I_{OZL} 3-state output, high-impedance state current	Output pins	$V_I = GND$		–10	μA
I_{OZH} 3-state output, high-impedance state current	Output pins	$V_I = V_{CC}$		10	μA
I_{IL} Low-level input current	Input pins	$V_I = GND$		–1	μA
	I/O pins	$V_I = GND$		–10	
I_{IH} High-level input current	Input pins	$V_I = V_{CC}$		1	μA
	I/O pins	$V_I = V_{CC}$		10	

PCI pins are \overline{INTA} , \overline{INTB} , \overline{INTC} , \overline{INTD} , and $SERIRQ$.

^{||} For I/O pins, input leakage (I_{IL} and I_{IH}) includes I_{OZ} leakage of the disabled output.




PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT PARAMETERS


TIMING PARAMETER	C_{LOAD}^{\dagger} (pF)	I_{OL} (mA)	I_{OH} (mA)	V_{LOAD} (V)
t_{en}	50	8	-8	0
t_{dis}				3
t_{pd}	50	8	-8	1.5
				‡

$^{\dagger} C_{LOAD}$ includes the typical load-circuit distributed capacitance.


$^{\ddagger} \frac{V_{LOAD} - V_{OL}}{I_{OL}} = 50 \Omega$, where $V_{OL} = 0.6 V$, $I_{OL} = 8 mA$




LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS


- NOTES: A. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by pulse generators having the following characteristics: PRR = 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 ns$.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. For t_{PLZ} and t_{PHZ} , V_{OL} and V_{OH} are measured values.

Figure 7. Load Circuit and Voltage Waveforms

MECHANICAL DATA

PT (S-PQFP-G48)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265