



FEATURES

100 MHz Driver Operation
Driver Inhibit Function
250 ps Edge Matching
Guaranteed Industry Specifications
50 Ω Output Impedance
1 V/ns Slew Rate
Variable Output Voltages for ECL, TTL and CMOS
High Speed Differential Inputs for Maximum Flexibility
Hermetically Sealed Small Gull Wing Package

Automatic Test Equipment
Semiconductor Test Systems
Board Test Systems
Instrumentation & Characterization Equipment

The AD1321 is a complete high speed pin driver designed for use in digital or mixed signal test systems. By combining a high speed monolithic process with a unique surface mount package, this product attains superb electrical performance while preserving optimum packaging densities and long term reliability in an ultrasmall 16-lead, hermetically sealed gull wing package.

Featuring unity gain programmable output levels of -2 V to $+7\text{ V}$ with output swing capability of less than 100 mV to 9 V , the AD1321 is designed to stimulate ECL, TTL and CMOS logic families. The 100 MHz (5.0 ns pulsewidth) data rate capacity, 1 V/ns slew rate, and matched output impedance allows for real-time stimulation of these digital logic families. To test I/O devices, the pin driver can be switched into a high impedance state (inhibit mode) electrically removing the driver from the path through the inhibit mode feature. The pin driver leakage current in inhibit is typically 50 nA , and output charge transfer entering inhibit is typically less than 15 pC .

The AD1321 transition from HI/LO or to inhibit is controlled through the data and inhibit inputs. The input circuitry is implemented utilizing high speed differential inputs with a common mode range of 3 volts. This allows for direct interface to

The diagram shows a 16-pin package with the following connections and components:

- Pin 9 (LID):** Connected to ground.
- Pin 16:** Connected to $+V_S$.
- Pin 5:** Connected to capacitor C_{1+} .
- Pin 10:** Input V_H .
- Pin 12:** Input D .
- Pin 11:** Input \bar{D} .
- Pin 14:** Input INH .
- Pin 13:** Input \bar{INH} .
- Pin 7:** Input V_L .
- Pin 15:** Connected to $-V_S$.
- Pin 6:** Connected to capacitor C_{1-} .
- Pin 1:** Connected to GND.
- Pin 3:** Output V_{OUT} .

Internal components include two transistors (top and bottom), two inverters (middle), resistors, and a switch. The switch is controlled by a signal from the top transistor and has one terminal connected to the output V_{OUT} and the other to ground.

the precision of differential ECL timing or the simplicity of stimulating the pin driver from a single ended TTL or CMOS logic source. The analog logic Hi/Lo inputs are equally easy to interface. Typically requiring 350 μ A of bias current, the AD1321 can be directly coupled to the output of a digital-to-analog converter.

The 150 MHz analog bandwidth of the logic HI/LO inputs allows for four quadrant multiplying providing maximum flexibility as a standard pin driver and a waveform generator all in one package.

The AD1321 is available in a 16-lead, hermetically sealed gull wing package and is specified to operate over the ambient commercial temperature range from 0 to +70°C.

AD1321 — SPECIFICATIONS

(All measurements made in free air at +25°C. Output load 10 k Ω /6 pF with +V_S = +10 V, -V_S = -5.2 V unless otherwise noted)

AD1321KZ					
Parameter	Min	Typ	Max	Units	Comments
DIFFERENTIAL INPUT CHARACTERISTICS					
D to \bar{D} , INH to \bar{INH}					
Input Voltage, Any One Input	-2.0		+7.0	Volts	
Differential Input Range	0.4	ECL	3.0	Volts	
Bias Current		175	300	μA	
REFERENCE INPUTS					
V_{HIGH} Range (V_H)	-2.5		+7.5	Volts	See Note 1
V_{LOW} Range (V_L)	-2.5		+7.5	Volts	
V_{HIGH} Bias Currents (V_H)		0.5	1.2	mA	
V_{LOW} Bias Currents (V_L)		0.3	0.5	mA	
Input Bandwidth		150		MHz	See Figure 9
OUTPUT CHARACTERISTICS					
Logic High Range	-2.0		+7.0	Volts	See Notes 1, 2
Logic Low Range	-2.0		+7.0	Volts	
Amplitude [$V_H - V_L$]	0.1		+9.0	Volts	
Accuracy					See Figure 1
Initial Offset	-50		+50	mV	
Gain Error	-4.5	-2.5	-0.5	% of Set Level	See Note 3
Linearity Error					
0 V to +5.5 V	-0.5		+0.5	% of Set Level	
-2 V to +7 V	-1.0		+1.0	% of Set Level	
Output Voltage TC		0.5		mV/ $^{\circ}C$	See Figures 7 & 8
Current Drive					
Static	30			mA	
Dynamic	100			mA	See Note 4
Current Limit			85	mA	
Output Impedance	48.5	50.0	51.5	ohms	See Note 5
DYNAMIC PERFORMANCE					
Driver Mode					See Note 6
Delay Time	0.8	1.2	1.6	ns	See Figure 2
Prop Delay TC		2.0		ps/ $^{\circ}C$	See Figure 4
Delay Time Matching					
Edge-to-Edge	-250	± 80	+250	ps	See Figure 5
Rise & Fall Times					See Figure 10
1 V Swing		0.9	1.2	ns	Measurement 20%-80%
3 V Swing		2.7	3.0	ns	Measurement 10%-90%
5 V Swing		4.0	4.4	ns	Measurement 10%-90%
Large Signal Slew	0.8	1.1		V/ns	Measurement 20%-80% of 9 V Swing
Toggle Rate	100			MHz	ECL Output
Minimum PW, $V_{OUT} = 2 V$		5.0		ns	See Figure 12
Overshoot & Preshoot	$-(3\% V_O) - 50$		$+(3\% V_O) + 50$	mV	See Figure 3, Note 7
Settling Time					See Figure 3, Note 7
to $\pm 1\% V_O$			15	ns	
Delay Time vs. PW		150		ps	See Note 8; See Figure 6

Parameter	AD1321KZ			Units	Comments
	Min	Typ	Max		
DYNAMIC PERFORMANCE					
Inhibit Mode					See Figure 2 See Note 9
Delay Time					
Drive-to-Inhibit	1.1		1.7	ns	See Figure 3
Inhibit-to-Drive	1.6		2.2	ns	
Edge-to-Edge Matching	-250	±100	+250	ps	
Overshoot & Preshoot		40	80	mV	
Output Capacitance		8	10	pF	
Output Charge Going into Inhibit Mode		15		pC	See Figure 13
Leakage Current in Inhibit Mode					
-2 V to +5 V		50	200	nA	
+5 V to +7 V			1.0	μA	
POWER SUPPLIES					
-V _S to +V _S Range		15.2	15.4	Volts	See Note 10
Supply Range					
Positive Supply	+8.0	+10.0	+12.0	Volts	
Negative Supply	-7.2	-5.2	-3.2	Volts	
Current					
Positive Supply	42	60	78	mA	+V = ±2.5% -V = ±2.5%
Negative Supply	-78	-60	-42	mA	
+PSRR V _{OH} = +7 V	0.5		0.5	%/V _{OUT}	
-PSRR V _{OL} = -2 V	0.5		0.5	%/V _{OUT}	

NOTES

¹The output voltage range is specified for -2 V to +7 V for typical power supply values of -5.2 V and +10.0 V but can be offset for different values of V_{OUT} such as 0 V to +9 V as long as the required headroom of 3 V is maintained between both V_H and +V_S and V_L and -V_S.

²V_H can be set to be as much as 4 volts below V_L without any harm to the driver with the restriction that neither level can go below -2 V with the typical power supply setting. In this condition the rise and fall times will approximately double.

³The gain error of the driver is always in the negative direction with respect to the voltage set level.

⁴Transient output current can easily exceed the AD1321's steady-state current limit when driving capacitive loads. The transient output current capability can be increased by connecting 0.039 μF capacitors between Pin 5 and ground and Pin 6 and ground. This will prevent the driver from current limiting by providing the "edge" current necessary when driving capacitive loads. These capacitors will not affect the driver's dc current limit.

⁵Driver output resistance is trimmed and guaranteed for a 3 V swing into a 50 ohm cable.

⁶Delay times are measured from the crossing of differential (ECL) INH inputs to a 200 mV transition at the pin driver output. V_{OUT} is connected to a 100 ohm/15 pF load terminated to ground. V_{OH} is set at +1 V and V_{OL} is set at -1 V for this test.

⁷Due to uncontrolled inductances in the test socket, overshoot, preshoot and settling time cannot be 100% tested. These characteristics are guaranteed based on characterization data.

⁸Delay matching vs. PW is defined as the amount of change in propagation, with respect to the leading edge, due to change in pulsewidth of the input signal. The AD1321 is characterized over the pulsewidth range of 5 ns to 100 ns.

⁹Inhibit mode delay times are measured from the crossing of differential (ECL) INH inputs to a 200 mV transition at the pin driver output. V_{OUT} is connected to a 100 ohm/15 pF load terminated to ground. V_{OH} is set at +1 V and V_{OL} is set at -1 V for this test.

¹⁰A supply range of 15.2 V must be maintained to guarantee a 9 V output swing.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Power Supply Voltage	
+V _S to GND	+13 V
-V _S to GND	-8.2 V
Difference from +V _S to -V _S	16 V

Inputs

Difference from D to \bar{D}	5 V
Difference from INH to \overline{INH}	5 V
D, \bar{D} , INH, \overline{INH}	+V _S -12 V, -V _S +11.5 V
V _H to V _L	-4 V, +9 V
V _H , V _L	+V _S -13.0 V, -V _S +13.2 V

Driver Output

Voltage	+V _S -13.0 V, -V _S +13.2 V
Short Circuit to GND	Indefinite

Operating Temperature Range	0 to +70°C
Storage Temperature Range	-65°C to +125°C
Lead Temperature Range (Soldering 20 sec) [†]	+300°C

NOTES


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[†]To ensure lead coplanarity (±0.002 inches) and solderability, handling with bare hands should be avoided and the device should be stored in an environment at 24°C, ±5°C (75°F, ±10°F) with relative humidity not to exceed 65%.


AD1321

CONNECTION DIAGRAMS

Dimensions shown in inches and (mm).



SUGGESTED LANDING PADS LOCATION



PIN CONFIGURATION

PIN NO.	SYMBOL	FUNCTION
1	GND	CIRCUIT GROUND
2	N/C	NO CONNECTION
3	V _{OUT}	DRIVER OUTPUT
4	N/C	NO CONNECTION
5	C ₊	POSITIVE DECOUPLE
6	C ₋	NEGATIVE DECOUPLE
7	V _L	VOLTAGE LOGIC LOW
8	N/C	NO CONNECTION
9	LID	LID CONNECTION*
10	V _H	VOLTAGE LOGIC HIGH
11	D	DRIVER INPUT
12	D	DRIVER INPUT
13	INH	INHIBIT INPUT
14	INH	INHIBIT INPUT
15	-V _S	NEGATIVE SUPPLY
16	+V _S	POSITIVE SUPPLY

*IT IS RECOMMENDED TO CONNECT PIN 9 TO CIRCUIT GROUND.

ORDERING GUIDE

Model	Temperature Range	Package Option*
AD1321KZ	0 to +70°C	16-Lead Gull Wing (Z-16A)

*For outline information see Package Information section.

OFFSET ERROR

The offset error for logic high is determined by holding the output of the driver at logic high, and applying zero volts to the logic high reference input. The driver output value represents the offset "high" error. The same approach is used to identify offset "low" error

$$V_{HIGH\ OFFSET} = V_{OUT}$$

where:

$V_H = 0\text{ V}$
 $D = \text{HIGH}$
 $\bar{D} = \text{LOW}$
 $INH = \text{LOW}$
 $\bar{INH} = \text{HIGH}$

GAIN ERROR

Defined as the ratio of the driver's output voltage to its logic set level voltage and is expressed in terms of percent of set level. The gain error is typically seen as 2.5% and is always in the negative direction with respect to the logic set level

$$V_{HIGH\ GAIN} (\%) = \frac{V_{OUT} - V_H - V_{HIGH\ OFFSET}}{V_H} \times 100$$

where:

$V_H = 5.0\text{ V} + V_{HIGH\ OFFSET}$
 $D = \text{HIGH}$
 $\bar{D} = \text{LOW}$
 $INH = \text{LOW}$
 $\bar{INH} = \text{HIGH}$

LINEARITY ERROR

The deviation of the transfer function from a reference line. For the AD1321, the linearity error is calculated by subtracting the worst case gain error from the best case gain error (for the specified range) and divide the result by two. This method guarantees that the maximum linearity error for any set level within the specified range will be within the specified limits

where:

$$V_{HIGH\ LINEARITY} (\%) = \frac{V_{HIGH\ GAIN} (\max) - V_{HIGH\ GAIN} (\min)}{2} \times 100$$

DELAY TIME

The amount of time it takes the input signal to propagate through the driver and be converted to the desired logic levels. The measurement technique is defined in the notes and is shown in Figure 2.

EDGE-TO-EDGE MATCHING

Edge-to-edge matching is the difference, in time, between the delay time of the rising edge and the falling edge.

MINIMUM PULSEWIDTH

Defined as the smallest pulse applied to the input of the driver which can maintain an output signal amplitude of 2 V. The minimum pulsewidth is measured at the 50% points of the waveform.

OVERSHOOT AND PRESHOOT

The amount by which the driver's output voltage exceeds the desired set voltage. Preshoot is similar to overshoot but is the amount by which the driver's output goes below the initial voltage when driving to the new set level (or inhibit mode). See Figure 3.




Figure 1. Definition of Terms




Figure 2. Timing Diagram for Driver and Inhibit Propagation Delay




Figure 3. Definition of Waveform Aberrations

AD1321—Typical Performance Characteristics




Figure 4. Driver Propagation Delay vs. Temperature




Figure 5. Propagation Delay Edge Matching vs. Temperature




Figure 6. Propagation Delay vs. Input Signal Pulsewidth




Figure 7. Change in V_{HIGH} over Temperature




Figure 8. Change in V_{LOW} over Temperature




Figure 9. V_{HIGH} , V_{LOW} Input Bandwidth




Figure 10. 10 ns Output Pulse at 1 V, 3 V and 5 V




Figure 11. $V_{OUT} = 9\text{ V}$ as Seen at the End of a 50 ns, $50\ \Omega$ Cable




Figure 12. Minimum (Data) Pulsewidth as Defined by $V_{OUT} = 2\text{ V}$, 50% Crossing $\leq 5\text{ ns}$




Figure 13. Charge into Inhibit Test Setup




Figure 14. AD1321 Test Setup

FUNCTIONAL DESCRIPTION

The AD1321 is a complete high speed pin driver designed for use in general purpose instrumentation and digital functional test equipment. The purpose of a pin driver is to accept digital, analog and timing information from a system source and combine these to drive the device to be tested.




Figure 15. AD1321 Block Diagram

The circuit configuration for the AD1321 is outlined in Figure 15. Simply stated, a pin driver performs the function of a precise, high speed level translator with an output which can be disabled. The AD1321 accepts differential digital information utilizing a high speed differential design on the D and INH inputs providing precise timing at logic crossover and high noise immunity. The wide input voltage range allows for ECL operation with power supplies at 0 to -5.2V , $+2\text{V}$ to -3.2V or $+5\text{V}$ to 0V . Where timing is less critical, TTL or CMOS logic levels may be used to toggle the AD1321. By biasing the D and INH inputs to approximately $+1.3\text{V}$ for TTL and $1/2 V_{CC}$ for CMOS, the D and INH inputs can be directly driven from these single-ended output sources. The output of the pin driver will follow the logic state of the D input providing the INH input is low. When inhibit is asserted, the output is disconnected and any activity on the input does not affect the output.

Analog information is provided to the pin driver through the V_H and V_L terminals as reference voltages. These analog voltages are buffered internally using unity gain followers. The resulting gain and linearity errors are provided in the specification table. System timing requirements are achieved through a specified 1.2ns , $\pm 400\text{ps}$ driver propagation delay, 1.0V/ns slew rate, defined preshoot and overshoot, and a dynamically trimmed 50Ω output impedance.

AD1321

LAYOUT CONSIDERATIONS

While it is generally considered good engineering practice to capacitively decouple the power supplies of an active device, it is absolutely essential for a high power, high speed device such as the AD1321. The engineer merely has to consider the current pulse demand from the power supply when a dynamic current change of -100 mA to $+100\text{ mA}$ is required in only a few nanoseconds. Therefore, a 470 pF high frequency decoupling capacitor must be located within 0.25 inches of the $+V_S$ and $-V_S$ terminals to a low impedance ground. A $0.1\text{ }\mu\text{F}$ capacitor in parallel with a $10\text{ }\mu\text{F}$ tantalum capacitor should also be situated between the power supplies and ground however, the proximity to the device is less critical assuming low impedance power supply distribution techniques are employed. Circuit performance will be similarly enhanced and noise minimized by locating a 470 pF capacitor as close as possible to V_H , V_L and connected to ground. Bypass considerations have been summarized in Figure 16.




Figure 16. Basic Circuit Decoupling

An equally important consideration is the use of microwave stripline techniques on the output of the AD1321. Failure to preserve the $50\text{ }\Omega$ output impedance of the pin driver will result in unwanted reflections, ringing and general corruption of the wave shape. Care should be exercised when selecting etch widths and routing, wire and cable to the device to be tested, and in choosing relays if they are required.

THERMAL CONSIDERATIONS

The AD1321 is provided in a $0.450'' \times 0.450''$, 16-lead (bottom brazed) gull wing, surface mount package with a typical junction-to-case thermal resistance of 5.6°C/W . Thermal resistance θ_{CA} (case to ambient) vs. air flow for the AD1321 in this package is shown in Figure 17. The improvement in thermal resistance vs. air flow begins to flatten out just above $400\text{ lfm}^{(1,2)}$.

NOTES

¹lfm is air flow in Linear Feet/Minute.

²For convection cooled systems, the minimum recommended airflow is 400 lfm .




Figure 17. Case-to-Ambient Thermal Resistance vs. Air Flow





Figure 18. High Speed Digital Test System Block Diagram

APPLICATIONS

The AD1321 has been optimized to function as a pin driver in an ATE test system. Shown in Figure 18 is a block diagram illustrating the electronics behind a single pin of a high speed digital functional test system with the ability to test I/O pins on logic devices. The AD1321 pin driver, AD1317 high speed dual

comparator, AD1315 active load, and the AD664 quad 12-bit voltage DAC would comprise the pin electronic portion of the test system. Such a system could operate at 100 MHz in a data mode or 50 MHz in the I/O mode, yet fit into a neat trim package.

AD1321



NOTES:
 "HALF-MOON" CONNECTORS CAN BE CONNECTED OR DISCONNECTED AS REQUIRED ...
 DECOUPLING CAPS ARE NOT SHOWN ON THIS SCHEMATIC, BUT THE BOARD USES 0.1μF AND 470pF CAPS TO DECOUPLE THE VCC, VEE, VLOW AND VHIGH SUPPLIES.
 SMA CONNECTORS
 PROBE JACKS
 BNC CONNECTORS

Figure 19. AD1321EB Evaluation Board Schematic




Figure 20. AD1321 Evaluation Board Connections

AD1321 EVALUATION BOARD

Introduction

The AD1321EB evaluation board was developed to aid the customer in quickly evaluating the performance of the AD1321. Included is complete documentation of the evaluation board along with suggestions on equipment to use and measurement limitations.

Overview

The AD1321 is a high speed pin driver used in automatic test equipment.

The device has true differential inputs for both the drive and inhibit which can be driven from either TTL or ECL logic levels (ECL is recommended). Standard ECL design and layout techniques should be used.

The device runs from dual power supplies +10 V and -5.2 V. It is very important that these power supplies are decoupled properly at the device pin. (High frequency oscillations will couple through to the device output.)

The reference input pins are dc inputs; therefore they also should be decoupled properly. The reference input range is -2 V to +7 V.

The output slew rate is 1 V/ns for large signals and has a rep rate for an ECL level of 100 MHz minimum.

Equipment

The Drive and Inhibit inputs should be driven with standard ECL levels. If the full performance of the AD1321 needs to be evaluated, the generator must be able to supply an ECL level at frequencies greater than 200 MHz. Motorola's MC10216 is used on the evaluation board to simulate the actual application. V_{BB} is used on the MC10216 as the logic reference and the outputs have 330 ohm pulldowns to V_{EE} .

Five power supplies are required: $DUT_{V_{CC}}$, $DUT_{V_{EE}}$, V_{HIGH} , V_{LOW} and $ECL_{V_{EE}}$. $DUT_{V_{CC}}$ requires +10 V at 100 mA minimum; $DUT_{V_{EE}}$ requires -5.2 V at 100 mA minimum; $ECL_{V_{EE}}$ requires -5.2 V at 150 mA minimum. V_{HIGH} and V_{LOW} require -2 V to +7 V at 5 mA (each).

The output performance of the pin driver can only be measured properly with a scope which has the proper bandwidth for the required application. The input impedance and the bandwidth of the scope probe should be taken into consideration when evaluating the performance of the device. The resultant bandwidth of the system is the RMS value of the components in the system.

The characterizations performed by Analog Devices were performed using the following equipment: Tektronix 11402 mainframe (1 GHz BW), P6203 FET probe (1 GHz, 1.2 pF, 1 M ohm) and 11A71 plug-in (1 GHz BW, 50 ohm).

The Hewlett-Packard 54120 and 54110 were also evaluated with 500 ohm, 1.2 pF passive probes and the Data Precision 6100 with their model 640 FET probe (50 kΩ, 4 pF). When measuring the performance of waveforms close to or exceeding the bandwidth of a scope, it is not uncommon for the results between scopes to be different because of aberrations and slew rates.