

Complete 16-Channel, 12-Bit Data Acquisition Systems

AD362/AD363/AD364

FEATURES

AD362

16-Channel Data Acquisition Input Stage with:
Digitally Controlled Channel Selection/Mode Control
16 Single-Ended or 8 Differential Channels
High Common-Mode Rejection
10µs Acquisition Time to 12-Bit Accuracy (0.01%)

AD363

16-Channel Data Acquisition Input Stage with:
Digitally Controlled Channel Selection/Mode Control
16 Single-Ended or 8 Differential Channels
25kHz Throughput Rate
Guaranteed No Missing Codes Over Temperature

AD364

16-Channel Data Acquisition Input Stage with:
Digitally Controlled Channel Selection/Mode Control
16 Single-Ended or 8 Differential Channels
20kHz Throughput Rate
Guaranteed No Missing Codes Over Temperature
Three-State Buffered Digital Output


PRODUCT DESCRIPTIONS

The AD362 is a precision 16-channel data acquisition input stage which conditions, samples and holds a voltage signal for subsequent analog-to-digital conversion. The device consists of a 16-channel input multiplexer, a differential amplifier and a sample-and-hold amplifier. The product is manufactured using reliable hybrid circuit technology and is packaged in a hermetic 32-pin DIP.


The AD363/AD364 are 16-channel data acquisition systems which condition and subsequently convert a voltage signal into a 12-bit digital word. The system consists of two devices, the analog input stage (AIS) and the analog-to-digital converter (ADC). The AIS includes a 16-channel multiplexer, a differential amplifier and a sample-and-hold amplifier. The ADC is a 12-bit successive approximation type converter with an on-board voltage reference and a three-state digital output. The AIS is manufactured using reliable hybrid circuit technology and is packaged in a 32-pin DIP. The ADC is a monolithic IC and is packaged in a 18-pin DIP.

The AD364 is a sixteen channel data acquisition system which conditions and subsequently converts a voltage signal into a 12-bit digital word. The system consists of two devices, the analog input stage (AIS) and the analog-to-digital converter (ADC). The AIS includes a 16-channel multiplexer, a differential amplifier and a sample-and-hold amplifier. The ADC is a 12-bit successive approximation type converter with an on-board voltage reference and a three-state digital output. The AIS is manufactured using reliable hybrid circuit technology and is packaged in a 32-pin DIP. The ADC is a single-chip IC and is packaged in a 28-pin DIP.


AD362 FUNCTIONAL BLOCK DIAGRAM



AD363 FUNCTIONAL BLOCK DIAGRAM



AD364 FUNCTIONAL BLOCK DIAGRAM



All products are specified for operation over both commercial (0 to $+70^{\circ}$ C) and military (-55° C to $+125^{\circ}$ C) temperature ranges. The AD362 is available fully qualified to MIL-STD-883B. The AD363 and AD364 are available with screening in accordance with the B Program of ADI Microelectronics. Please contact the factory or nearest sales office for details.

SPECIFICATIONS

(typical @ + 25°C, \pm 15V and + 5V with 2000pF hold capacitor as provided unless otherwise noted)

MODEL	AD362KD	AD362SD
ANALOG INPUTS		
Number of Inputs	16 Single-Ended or 8 Differential	
_	(Electronically Selectable)	*
Input Voltage Range, Linear	delectable)	
T _{min} to T _{max}	±10V min	*
Input (Bias) Current, Per Channel	±50nA	*
Input Impedance		
On Channel	$10^{10}\Omega$, $100pF$	*
Off Channel	$10^{10}\Omega$, $10pF$	•
Input Fault Current (Power Off or On)	20mA, max, Internally Limited	•
Common Mode Rejection		
Differential Mode	70dB min (80dB typ) @ 1kHz, 20V p-p	*
Mux Crosstalk (Interchannel,		
Any Off Channel to Any On Channe	l) -80dB max (-90dB typ) @ 1kHz, 20V p-p	*
Offset, Channel to Channel	±2.5mV max	*
ACCURACY		
Gain Error, Tmin to Tmax	±0.02% FSR, max	•
Offset Error, T _{min} to T _{max}	±4mV	•
Linearity Error	±0.005% max	*
T _{min} to T _{max}	±0.01% max	•
Noise Error	1mV p-p, 0.1 to 1MHz, max	*
T _{min} to T _{max}	2mV p-p, 0.1 to 1MHz, max	*
TEMPERATURE COEFFICIENTS	1 F, via to Intita, max	
Gain, T _{min} to T _{max}	+4n °C	
Offset, ±10V Range, T _{min} to T _{max}	±4ppm/°C max	±2ppm/°C max
SAMPLE AND HOLD DYNAMICS	±2ppm/°C max	±1.5ppm/°C max
SAMPLE AND HOLD DYNAMICS Aperture Delay		
Aperture Uncertainty	100ns max (50ns typ)	*
Acquisition Time, for 20V Step to	500ps max (100ps typ)	*
±0.01% of Final Value		
Feedthrough	18μs max (10μs typ)	*
Droop Rate	-70dB max (-80dB typ) @ 1kHz	*
	2mV/ms max (1mV/ms typ)	•
IGITAL INPUT SIGNALS ¹		
Input Channel Select (Pins 28-31)	4-Bit Binary, Channel Address	•
Ch. La.L.	1LS TTL Load	*
Channel Select Latch (Pin 32)	"1": Latch Transparent	*
	"0": Latched	*
	8LS TTL Loads	*
Single Ended/Differential	"0": Single-Ended Mode	•
Mode Select (Pin 1)	"1": Differential Mode (@ +4.0V min)	
·	3TTL Loads	*
Sample and Hold Command (Pin 13)		•
	"0": Sample Mode	*
	"1": Hold Mode	*
OWED DECYMPENTS	1TTL Load	*
OWER REQUIREMENTS		
Supply Voltages/Currents	+15V, ±5% @ 30mA max	*
	-15V, ±5% @ 30mA max	•
	+5V, ±5% @ 40mA max	*
Total D. D.	1.1 Watts max	*
EMPERATURE RANGE		
C'C'	0 + . 70° 0	_
c .	0 to +70°C	-55°C to +125°C
	-55°C to +85°C ²	-55°C to +150°C
CKAGE OPTION ³		
DH-32A	AD362KD	4 D242CD
OTES		AD362SD

NOTES

1 1 11

One LS TTL Load is defined as $I_{IL} = -1.6$ mA max @ $V_{IL} = 0.4$ V, $I_{IH} = 40\mu$ A max @ $V_{IH} = 2.4$ V. One LS TTL Load is defined as $I_{IL} = -0.36$ mA max @ $V_{IL} = 0.4$ V, $I_{IH} = 20\mu$ A max @ $V_{IH} = 2.7$ V. AD362KD External Hold Capacitor is limited to $+85^{\circ}$ C; AD362 device itself may be stored at up to $+150^{\circ}$ C.

³ See Section 13 for package outline information.

^{*}Specifications same as AD362KD.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS (ALL MODELS) +V, Digital Supply +5.5V +16V +V, Analog Supply -16V -V, Analog Supply ±V, Analog Supply V_{IN}, Signal 0 to +V, Digital Supply V_{IN}, Digital A_{GND} to D_{GND} ±1V

AD362 PIN FUNCTION DESCRIPTION

Pin	Function
Number	
1	Single-End/Differential Mode Select
	"0": Single-Ended Mode
	"1": Differential Mode
2	Digital Ground
3	Positive Digital Power Supply, +5V
4	"High" Analog Input, Channel 7
5	"High" Analog Input, Channel 6
6	"High" Analog Input, Channel 5
7	"High" Analog Input, Channel 4
8	"High" Analog Input, Channel 3
9	"High" Analog Input, Channel 2
10	"High" Analog Input, Channel 1
11	"High" Analog Input, Channel 0
12	Hold Capacitor (Provided)
13	Sample-Hold Command
	"0": Sample Mode
	"1": Hold Mode
	Normally Connected to ADC Status
14	Offset Adjust
15	Offset Adjust
16	Analog Output
	Normally Connected to ADC
	"Analog In"
17	Analog Ground
18	"High" ("Low") Analog Input, Channel 15 (7)
19	"High" ("Low") Analog Input, Channel 14 (6)
20	Negative Analog Power Supply, -15V
21	Positive Analog Power Supply, +15V
22	"High" ("Low") Analog Input, Channel 13 (5)
23	"High" ("Low") Analog Input, Channel 12 (4)
24	"High" ("Low") Analog Input, Channel 11 (3)
25	"High" ("Low") Analog Input, Channel 10 (2)
26	"High" ("Low") Analog Input, Channel 9 (1)
27	"High" ("Low") Analog Input, Channel 8 (0)
28	Input Channel Select, Address Bit AE
29	Input Channel Select, Address Bit A0
30	Input Channel Select, Address Bit A1
31	Input Channel Sclect, Address Bit A2
32	Input Channel Select Latch
1	"0": Latched
	"1": Latch Transparent

SPECIFICATIONS (typical @ $+25^{\circ}$ C, ± 15 V and +5V with 2000pF hold capacitor as provided unless otherwise noted)

AD363K	AD2626
	AD363S
16 Single-Ended or 9 Diff	
(Electronically Salametta)	
(Electronically Selectable)	*
±2.5V ±5.0V ±10.0V	
0 to +5V 0 to +10V	*
	*
	*
$10^{10}\Omega$ 100pF	
10 ¹⁰ O 10-E	*
) 20mA may Internally Limited	•
, and the max, meetinally Limited	•
70dB min (80dB typ) @ 11dta 2011	_
	•
el) -80dB may (-90dB +) @ 11 11	
	· · · · · · · · · · · · · · · · · · ·
12 BITS	*
±0.05% FSR (Adj. to Zero)	*
±10mV (Adj to Zero)	*
±20mV (Adj to Zero)	*
±½LSB max	*
±1LSB max (±½LSB tvp)	*
±0.025% FSR	*
1mV p-p, 0 to 1MHz	•
+30nnm/°C may (+10	
±10nnm/°C max (±10ppm/ C typ)	$\pm 25 \text{ppm/}^{\circ} \text{C max } (\pm 15 \text{ppm/}^{\circ} \text{C typ})$
No Missing Codes Over Town	±8ppm/°C max (±5ppm/°C typ)
Range Range	•
	*
2.5	
23μs max (22μs typ)	*
25kHz min (30kHz typ)	•
100ns max (50ns typ)	*
500ps max (100ps typ)	*
18μs max (10μs, typ)	*
-70dB max (-80dB typ) @ 1kHz	*
2mV/ms max (1mV/ms typ)	*
Positive Pulsa 200	
Edge ("0" - "4") =	
Trailing F. J. (111) Resets Register,	
Trailing Edge ("1" to "0") Starts Con-	
	•
ALLE LOAG	*
4 Bit Binary, Channel Address.	*
1LS TTL Load	*
"1" Latch Transparent	•
4011 T T T	
"0" Latched 4LS TTL Loads	•
	16 Single-Ended or 8 Differential (Electronically Selectable) ±2.5V, ±5.0V, ±10.0V 0 to +5V, 0 to +10V ±50nA 10 ¹⁰ Ω, 100pF 10 ¹⁰ Ω, 10pF) 20mA, max, Internally Limited 70dB min (80dB typ) @ 1kHz, 20V p-p 21) -80dB max (-90dB typ) @ 1kHz, 20V p-p 12 BITS ±0.05% FSR (Adj. to Zero) ±10mV (Adj to Zero) ±20mV (Adj to Zero) ±24LSB max ±11LSB max (±½LSB typ) ±0.025% FSR 1mV p-p, 0 to 1MHz ±30ppm/°C max (±10ppm/°C typ) No Missing Codes Over Temperature Range 25μs max (22μs typ) 25kHz min (30kHz typ) 100ns max (50ns typ) 500ps max (100ps typ) 18μs max (10μs, typ) -70dB max (-80dB typ) @ 1kHz 2mV/ms max (1mV/ms typ) Positive Pulse, 200ns min Width. Leading Edge ("0" to "1") Resets Register, Trailing Edge ("1" to "0") Starts Conversion. 1TTL Load 4 Bit Binary, Channel Address. 1LS TTL Load "1" Latch Transparent

ODEL	AD363K	AD363S
DIGITAL INPUT SIGNALS, cont.		
Sample-Hold Command (To Analog		•
Input Section Pin 13 Normally	"0" Sample Mode	* *
Connected To ADC "Status",	"1" Hold Mode	•
Pin 20)	2LS TTL Loads	· .
Short Cycle (To ADC Section Pin 14)	Connect to +5V for 12 Bits Resolution.	*
Short dy cre (14 144 5	Connect to Output Bit n + 1 For n Bits	
	Resolution.	
	1TTL Load	•
Single Ended/Differential Mode Select		
(To Analog Input Section, Pin 1)	"0": Single-Ended Mode	*
(10 maiog mpac seems)	"1": Differential Mode (+4.0V min)	*
e e	3TTL Loads	•
DIGITAL OUTPUT SIGNALS ⁴		
(All Codes Positive True)		
Parallel Data		
Unipolar Code	Binary	*
Bipolar Code	Offset Binary/Two's Complement	*
Output Drive	2TTL Loads	*
Serial Data (NRZ Format)		
	Binary	*
Unipolar Code	Offset Binary	*
Bipolar Code Output Drive	2TTL Loads	*
Status (Status)	Logic "1" ("0") During Conversion	*
	2TTL Loads	*
Output Drive Internal Clock		
	2TTL Loads	*
Output Drive Frequency	500kHz	*
·	+10,00V, ±10mV	*
INTERNAL REFERENCE VOLTAGE	±1mA	*
Max External Current	±20ppm/°C, max	±20ppm/°C, max
Voltage Temp. Coefficient		
POWER REQUIREMENTS	+15V, ±5% @ +45mA max (+38mA typ)	*
Supply Voltages/Currents	-15V, ±5% @ -45mA max (-38mA typ)	*
	+5V, ±5% @ +136mA max (+113mA typ)	*
- In Distriction	2 watts max (1.7 watts typ)	*
Total Power Dissipation	2 macco mare (mares -y.F.)	
TEMPERATURE RANGE	0 to +70°C	-55° C to $+125^{\circ}$ C
Specification	U to +/U U	-55°C to +150°C
Storage	-55°C to +85°C ³	-55 (10 +150 (
PACKAGE OPTIONS ⁵		
Analog Input Section (DH-32A)	AD363KD	AD363SD
ADC Section (DH-32C)	AD363KD	AD363SD

'With 50Ω, 1% fixed resistor in place of Gain Adjust pot.

	ABS	OLUTE MAXIMUM RAT	rings
		(ALL MODELS)	
+V, Digital Supply	+5.5V	V _{IN} , Signal	±V, Analog Supply
+V, Analog Supply	+16V	VIN, Digital	0 to +V, Digital Supply
-V, Analog Supply	-16V	A _{GND} to D _{GND}	±1V

Conversion time of ADC Section.
³ AD363K External Hold Capacitor is limited to +85°C; Analog Input Section and ADC Section may be stored at up to +150°C.
⁴ One TTL Load is defined as $I_{IL} = -1.6$ mA max @ $V_{IL} = 0.4$ V, $I_{IH} = 40\mu$ A max @ $V_{IH} = 2.4$ V.
One LS TTL Load is defined as $I_{IL} = -0.3$ 6mA max @ $V_{IL} = 0.4$ V, $I_{IH} = 20\mu$ A max @ $V_{IH} = 2.7$ V. ²Conversion time of ADC Section.

⁵See Section 13 for package outline information.

^{*}Specification same as AD363K.

PIN FUNCTION DESCRIPTION

	ANALOG INPUT SECTION	ANALOG TO DIGITAL CONVERTER SECTION			
Pin Number	Function	Pin Number			
1	Single-End/Differential Mode Select	1	Doto Pie 12 (I Ci		
	"0": Single-Ended Mode	2	Data Bit 12 (Least Significant Bit) Out Data Bit 11 Out		
	"1": Differential Mode	3	Data Bit 10 Out		
2	Digital Ground	4	Data Bit 9 Out		
3	Positive Digital Power Supply, +5V	5	Data Bit 8 Out		
4	"High" Analog Input, Channel 7	6	Data Bit 7 Out		
5	"High" Analog Input, Channel 6	7	Data Bit 6 Out		
6	"High" Analog Input, Channel 5	8	Data Bit 5 Out		
7	"High" Analog Input, Channel 4	9	Data Bit 4 Out		
8	"High" Analog Input, Channel 3	10	Data Bit 3 Out		
9	"High" Analog Input, Channel 2	11	Data Bit 2 Out		
10	"High" Analog Input, Channel 1	12	Data Bit 1 (Most Significant Bit) Out		
11	"High" Analog Input, Channel 0	13	Data Bit 1 (MSB) Out		
12	Hold Capacitor (Provided)	14	Short Cycle Control		
13	Sample-Hold Command	1	Connect to +5V for 12 Bits		
	"0": Sample Mode	ŀ	Connect to Bit (n+1) Out for n Bits		
	"1": Hold Mode	15	Digital Ground		
14	Normally Connected to ADC Pin 20	16	Positive Digital Power Supply, +5V		
15	Offset Adjust	17	Status Out		
16	Offset Adjust		"0": Conversion in Progress		
10	Analog Output	1	(Parallel Data Not Valid)		
	Normally Connected to ADC	i i	"1": Conversion Complete		
17	"Analog In"	1	(Parallel Data Valid)		
18	Analog Ground	18	+10Volt Reference Out		
19	"High" ("Low") Analog Input, Channel 15 (7)	19	Clock Out (Runs During Conversion)		
20	"High" ("Low") Analog Input, Channel 14 (6)	20	Status Out		
21	Negative Analog Power Supply, -15V		"0": Conversion Complete		
22	Positive Analog Power Supply, +15V	i	(Parallel Data Valid)		
23	"High" ("Low") Analog Input, Channel 13 (5)		"1": Conversion in Progress		
24	"High" ("Low") Analog Input, Channel 12 (4)	1	(Parallel Data Not Valid)		
25	"High" ("Low") Analog Input, Channel 11 (3)	21	Convert Start In		
26	"High" ("Low") Analog Input, Channel 10 (2)	Í	Reset Logic :		
27	"High" ("Low") Analog Input, Channel 9 (1)		Start Convert :		
28	"High" ("Low") Analog Input, Channel 8 (0) Input Channel Select, Address Bit AE	22	Comparator In		
29	Input Channel Select, Address Bit AE	23	Bipolar Offset		
30	Input Channel Select, Address Bit A0	i .	Open for Unipolar Inputs		
31	Input Channel Select, Address Bit A2		Connect to ADC Pin 22 for		
32	Input Channel Select Latch	ļ.	Bipolar Inputs		
	"0": Latched	1			
	"1": Latch "Transparent"	24	10V Span R In		
	- Transparent	25	20V Span R In		
		26	Analog Ground		
		27	Gain Adjust		
		28	Positive Analog Power Supply, +15V		
		29	Buffer Out (For External Use)		
		30	Buffer In (For External Use)		
		31	Negative Analog Power Supply, -15V		
		32	Serial Data Out		
			Each Bit Valid On Trailing		
			Edge Clock Out, ADC Pin 19		

Contact local sales office for further product details.

 $\begin{tabular}{ll} \textbf{SPECIFICATIONS} & (typical @ +25^{\circ}C, \pm 15V \ and \ +5V \ with \ 2000pF \ hold \ capacitor \ as \ provided \ unless \ otherwise \ noted) \end{tabular}$

PARAMETER	AD364J	AD364K	AD3648	AD364T	UNITS
ANALOG INPUTS					
Number of Inputs	16 Single-Ended or 8 Differ	ential (Electro	onically Selectable)		
Input Voltage Range				*	**
T _{min} to T _{max}	±10	*	*	-	v _.
Input (Bias) Current per Channel	±50	*	*	-	nA
Input Impedance ON Channel	10 ¹⁰ /100	*	*		Ω/pF
OFF Channel	10 ¹⁰ /10	*	*	•	Ω/pF
Input Fault Current	20	*	*	•	mA max
(Power ON or OFF)					(Internally
Common Mode Rejection					Limited)
Differential Mode 1kHz 20Vp-p	70 min (80 typ)	*	*	•	dB
Mux Cross Talk (Any OFF Channel					
to Any ON Channel) 1kHz					10
20V p-p	-80 max (-90 typ)	*	*	*	dB
Offset, Channel to Channel	±5	*	*	•	mV max
ACCURACY	0.2	*		*	% of FSR
Gain Error ¹	0.3	±8		**	mV
Unipolar Offset Error ²	±10		•	**	mV
Bipolar Offset Error ²	±50	±20		**	% of FSR ma
Linearity Error	0.024	0.012	*	*	% of FSR ma
T _{min} to T _{max}	0.024	0.012	*	**	% of FSR ma
Differential Linearity Error	0.024	0.012	*	*	% of FSR ma
T _{min} to T _{max}	0.024	0.012	*	*	76 OI F3K IIIa.
Noise Error	1mV p-p 0.1Hz to 1MHz		•		
TEMPERATURE COEFFICIENTS			_	**	0.0
Gain	54	31	•	**	ppm/°C
Offset (±10V Range)	12	7	* 00	***	ppm/°C
Operating Temperature Range	0 to +70°C	*	-55°C to +125°C	***	ppm/°C
SIGNAL DYNAMICS					
	32 max (25 typ)	*	*	*	μs
Conversion Time	20 min (25 typ)	*	*	*	kHz
Throughput Rate, Full Accuracy	Zo min (Zo typ)				
Sample Hold	100 max (50 typ)	*	*	*	ns
Aperture Delay	500 max (100 typ)	*	*	*	ps
Aperture Uncertainty	Joo max (100 typ)				•
Acquisition Time					
To 0.01% of Final Value	10 (16)	*	*	*	μs
For Full Scale Step	18 max (10 typ)		*	*	dB
Feedthrough at 1kHz	-70 max (-80 typ)	*	*	*	mV/ms
Droop Rate	2 max (1 typ)				
DIGITAL INPUT SIGNALS					
Analog Input Section					
Input Channel Select	4 Bit Binary Address	*	*	*	
•	1 LS TTL Load	*	*	*	
Channel Select Latch	"1" Latch Transparent	*	*	*	
	"0" Latched	*	*	*	
	4 LS TTL Loads	*	*	*	
Single Ended/Differential	"0" Single Ended	*	*	*	
Mode Select	"1" Differential	*	*	*	
Mode Select	3TTL Loads	*	*	*	
Sample and Hold Command	"0" Sample Mode	*	*	*	
Sample and Hold Command	"1" Hold Mode	*	*	*	
	1TTL Load	*	*	*	
ADC Section ³ 4.5≤V _L ≤5.5					
Logic Input Threshold					
T _{min} to T _{max}					
Logic "1"	2.0	*	*	*	V min
Logic "O"	0.8	*	*	*	V max
Logic O Logic Input Current					
T _{min} to T _{max} Logic "1"	10	*	•	*	μA max
I amin "11"					μA max

PARAMETER	AD364J	AD364K	ADZCO		
DIGITAL OUTPUT SIGNALS		71D304K	AD364S	AD364T	UNITS
Logic Outputs Tmin to Tmax					
Sink Current V _{OUT} = 0.4V	1.6				
Source Current $V_{OUT} = 2.4V$	0.5			*	mA min
Output Leakage When In			.	•	mA min
Three State	±40	*	*		
Output Coding					$\mu A max$
Unipolar	Positive True Binary	*			
Bipolar	Positive True Offset			*	
	Binary	*	*		
OWER REQUIREMENTS				<u> </u>	
Supply Voltages/Currents	+15V, ±5% @ 36mA max	*			
	-15V, ±5% @ 65mA max	*			
	+5V, ±5% @ 75mA max	*	*	*	
PACKAGE OPTIONS ⁴					
Analog Input Section (DH-32A)	AD3641	A D 3 / 4 ***			
ADC Section (D-28)	ADOCAT	AD364K	AD364S	AD364T	
	11D30TJ	AD364K	AD364S	AD364T	
OTES					

With 50Ω resistor from REF IN to REF OUT. Adjustable to zero.

² Adjustable to zero.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS (ALL MODELS)

+V, Digital Supply +5.5 V +V, Analog Supply +16V -V, Analog Supply -16V V_{IN} , Signal ±V, Analog Supply VIN, Digital 0 to +V, Digital Supply A_{GND} to D_{GND}

³ 12/8 line must be hard wired to V_{LOGIC} or digital common.

⁴ See Section 13 for package outline information.


^{*}Specifications same as AD364J.

PIN FUNCTION DESCRIPTION

	ANALOG INPUT SECTION	ANALOG TO DIGITAL CONVERTER SECTION			
Pin Number	Function	Pin Number	Function		
1	Single-End/Differential Mode Select	1	Logic Power Supply, +5V		
1	"0": Single-Ended Mode	2	Data Mode Select (12/8)		
	"1": Differential Mode		"0": 8 Upper Bits or		
2	Digital Common	i	4 Lower Bits as Selected by Byte		
3	Positive Digital Power Supply, +5V		Select (A ₀)		
4	"High" Analog Input, Channel 7	3	Chip Select (CS)		
5	"High" Analog Input, Channel 6		"0": Device Selected		
6	"High" Analog Input, Channel 5	Į	"1": Device Inhibited		
7	"High" Analog Input, Channel 4	4	Byte Address/Short Cycle (A ₀)		
8	"High" Analog Input, Channel 3		"0": Upper 8 Bits Enabled (12/8 "0")/		
9	"High" Analog Input, Channel 2		12 Bit Cycle		
10	"High" Analog Input, Channel 1	1	"1": Lower 4 Bits Enabled (12/8""1")/		
11	"High" Analog Input, Channel 0		8 Bit Cycle		
12	Hold Capacitor (Provided)	5	Read Convert (R/ \overline{C})		
13	Sample-Hold Command	1	"0": Convert Start		
13	"0": Sample Mode		"1": Read Enable		
	"1": Hold Mode	6	Chip Enable (CE)		
	Normally Connected to ADC Pin 28		F: R/C "0", CS "0" Initiates Conversion		
14	Offset Adjust		F: R/C "1", CS "0" Initiates Read		
15	Offset Adjust		"0": Device Disabled		
16	Analog Output	1	"1": Device Enabled		
10	Normally Connected to ADC	7	Analog Power Supply, +15V (V _{CC})		
	"Analog In"	8	Reference Out, +10V		
17	Analog Common	9	Analog Common (AC)		
18	"High" ("Low") Analog Input, Channel 15 (7)	10	Reference In		
19	"High" ("Low") Analog Input, Channel 14 (6)	11	Analog Power Supply, -15V (VEE)		
20	Negative Analog Power Supply, -15V	12	Bipolar Offset		
21	Positive Analog Power Supply, +15V	13	10 Volt Span Input		
22	"High" ("Low") Analog Input, Channel 13 (5)	14	20 Volt Span Input		
23	"High" ("Low") Analog Input, Channel 12 (4)	15	Digital Common (DC)		
24	"High" ("Low") Analog Input, Channel 11 (3)	16	Data Bit 0		
25	"High" ("Low") Analog Input, Channel 10 (2)	17	Data Bit 1		
26	"High" ("Low") Analog Input, Channel 9 (1)	18	Data Bit 2		
27	"High" ("Low") Analog Input, Channel 8 (0)	19	Data Bit 3		
28	Input Channel Select, Address Bit AE	20	Data Bit 4		
29	Input Channel Select, Address Bit A0	21	Data Bit 5		
30	Input Channel Select, Address Bit A1	22	Data Bit 6		
31	Input Channel Select, Address Bit A2	23	Data Bit 7		
32	Input Channel Select Latch	24	Data Bit 8		
32	"O": Latched	25	Data Bit 9		
	"1": Latch "Transparent"	26	Data Bit 10		
	1 . Dates	27	Data Bit 11		
		28	Status Out		

Contact local sales office for further product details.

Theory of Operation



AD362 Functional Block Diagram

Concept

The AD362 is intended to be used in conjunction with a highspeed precision analog-to-digital converter to form a complete data acquisition system (DAS) in microcircuit form. Figure 1 shows a general AD362-with-ADC DAS application.




Figure 1. AD362 with ADC as a Complete Data Acquisition System

By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

System Timing

Figure 2 is a timing diagram for the AD362 connected as shown in Figure 1 and operating at maximum conversion rate. The ADC is assumed to be a conventional 12 bit type such as the AD572 or AD ADC80.




Figure 2. DAS Timing Diagram

The normal sequence of events is as follows:

- The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
- 2. A Convert Start command is issued to the ADC which, in response, indicates that it is "busy" by placing a Logic "1" on its Status line.
- The ADC Status controls the sample-and-hold. When the ADC is "busy", the sample-and-hold is in the Hold mode.
- 4. The ADC goes into its conversion routine. Since the sampleand-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not affect throughput rate.
- The ADC indicates completion of its conversion by returning Status to Logic "0". The sample-and-hold returns to the Sample mode.
- 6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12-bit conversion.

After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start command may be issued to the ADC.




Figure 3. ADC Status Valid Test

NOTE:

Valid Output Data

Not all ADCs have all data bits available when Status indicates that the conversion is complete. Successive approximation ADCs based on the 2502/3/4 type of register must have a Status delay built in or the final data bit will lag Status by approximately 50ns. This will result in two problems:

- The sample-and-hold will return to Sample, disturbing the analog input to the ADC as it is attempting to convert the least significant bit. This may result in an error.
- If the falling edge of Status is being used to load the data into a register, the least significant bit will not be valid when loaded.

An external 100ns delay or use of an ADC with a valid Status output is necessary to prevent this problem. The applications shown in this data sheet ensure that all data bits will be valid.

The following test may be made to determine if the ADC Status timing is correct:

1. Connect the ADC under test as shown in Figure 3.

Applying the AD362 (AIS)

- Trigger the oscilloscope on Status. Delay the display such that Status is mid-screen.
- 3. Observe the LSB data output of the ADC.
- 4. Vary the analog input control to confirm that the LSB transition precedes the Status transition.

Single-Ended/Differential Mode Control

The AD362 features an internal analog switch that configures the Analog Input Section in either a 16-channel single-ended or 8-channel differential mode. This switch is controlled by a non-TTL logic input applied to pin 1 of the Analog Input Section:

"0": Single-Ended (16 channels)

"1": Differential (8 channels) (+4.0V min)

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.

It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within ±0.01% of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "Hold" mode). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

Input Channel Addressing

Table I is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding digital number to the four Input Channel Select address bits, AE, AO, A1, A2 (pins 28–31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to AO, A1 and A2; AE must be enabled with a Logic "1". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexers singularly or in pairs as required.

ADDRESS			ADDRESS ON CHANNEL (Pin Number)					
AE A2 A1 A0		A 0	Single Ended	Differenti "Hi"	al "Lo"			
0	0	0	0	0 (11)	None			
0	0	o	1	1 (10)	None			
ō	o	1	ō	2 (9)	None			
0	ō	î	1	3 (8)	None			
0	1	0	0	4 (7)	None			
0	1	ō	1	5 (6)	None			
0	1	1	0	6 (5)	None			
0	î	1	1	7 (4)	None			
1	Ô	0	0	8 (27)	0 (11)	0 (27)		
1	ō	ō	1	9 (26)	1 (10)	1 (26)		
	0	1	ō	10 (25)	2 (9)	2 (25		
1	0	1	1	11 (24)	3 (8)	3 (24		
1	1	0	ō	12 (23)	4 (7)	5 (23		
1	1	0	1	13 (22)	5 (6)	5 (22		
1	1	1	0	14 (19)	6 (5)	6 (19		
1	1	1	1	15 (18)	7 (4)	7 (18		

Table I. Input Channel Addressing Truth Table

When the channel address is changed, six microseconds must be allowed for the Analog Input Section to settle to within ±0.01% of its final output (including settling times of all elements in the signal path). The effect of this delay may be eliminated by performing the address change while a conversion is in progress (with the sample-and-hold in the "Hold" mode).

Input Channel Address Latch

The AD362 is equipped with a latch for the Input Channel Select address bits. If the Latch Control pin (pin 32) is at Logic "1", input channel select address information is passed through to the multiplexers. A Logic "0" "freezes" the input channel address present at the inputs at the "1"-to-"0" transition (level-triggered).

This feature is useful when input channel address information is provided from an address, data or control bus that may be required to service many devices. The ability to latch an address is helpful whenever the user has no control of when address information may change.

Sample-and-Hold Mode Control

The Sample-and-Hold Mode Control input (pin 13) is normally connected to the Status output (pin 20) from an analog to digital converter. When a conversion is initiated by applying a Convert Start command to the ADC, Status goes to Logic "1", putting the sample-and-hold into the "Hold" mode. This "freezes" the information to be digitized for the period of conversion. When the conversion is complete, Status returns to Logic "0" and the sample-and-hold returns to the "Sample" mode. Eighteen microseconds must be allowed for the sample-and-hold to acquire ("catch up" to) the analog input to within ±0.01% of the final value before a new Convert Start command is issued.

The purpose of a sample-and-hold is to "stop" fast changing input signals long enough to be converted. In this application, it also allows the user to change channels and/or SE/DIFF mode while a conversion is in progress thus eliminating the effects of multiplexer, analog switch and differential amplifier settling times. If maximum throughput rate is required for slowly changing signals, the Sample-and-Hold Mode Control may be wired to ground (Logic "0") rather than to ADC Status thus leaving the sample-and-hold in a continuous Sample mode.

Hold Capacitor

A 2000pF capacitor is provided with each AD362. One side of this capacitor is wired to pin 12, the other to analog ground as close to pin 17 as possible. The capacitor provided with the AD362KD is Polystyrene while the wider operating temperature range of the AD362SD requires a Teflon capacitor (supplied).

Smaller capacitors will allow slightly faster operation, but only with increased noise and decreased precision. 1000pF will typically allow acquisition to 0.1% in four microseconds.

Larger capacitors may be substituted to reduce noise, and sample-to-hold offset, but acquisition time of the sample-and-hold will be extended. If less than 12 bits of accuracy is required, a smaller capacitor may be used. This will shorten the S/H acquisition time. In all cases, the proper capacitor dielectric must be used; i.e., Polystyrene (AD326KD only) or Teflon (AD362KD or SD). Other types of capacitors may

have higher dielectric absorption (memory) and will cause errors. CAUTION: Polystyrene capacitors will be destroyed if subjected to temperatures above +85°C. No capacitor is required if the sample-and-hold is not used.

Analog Input Section Offset Adjust Circuit

Although the offset voltage of the AD362 may be adjusted, that adjustment is normally performed at the ADC. In some special applications, however, it may be helpful to adjust the offset of the Analog Input Section. An example of such a case would be if the input signals were small (<10mV) relative to the AD362 voltage offset and if a gain stage was to be inserted between the AD362 and the ADC. To adjust the offset of the AD362, the circuit shown in Figure 4 is recommended.




Figure 4. AD362 Offset Voltage Adjustment

Under normal conditions, all calibration is performed at the ADC Section.

Other Considerations

Grounding: Analog and digital signal grounds should be kept separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground (pin 17) and Digital Ground (pin 2) are not connected internally; these pins must be connected externally for the system to operate properly. Preferably, this connection is made at only one point, as close to the AD362 as possible. The case is connected internally to Digital Ground to provide good electrostatic shielding. If the grounds are not tied common on the same card with the AD362, the digital and analog grounds should be connected locally with back-to-back general-purpose diodes as shown in Figure 5. This will protect the AD362 from possible damage caused by voltages in excess of ±1 volt between the ground systems which could occur if the key grounding card should be removed from the overall system. The device will operate properly with as much as ±200mV between grounds, however this difference will be reflected directly as an input offset voltage.




Figure 5. Ground-Fault Protection Diodes

Power Supply Bypassing: The $\pm 15\,\mathrm{V}$ and $+5\,\mathrm{V}$ power leads should be capacitively bypassed to Analog Ground and Digital Ground respectively for optimum device performance. $1\mu\mathrm{F}$ tantalum types are recommended; these capacitors should be located close to the system. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling since each power lead is bypassed internally with a $0.039\mu\mathrm{F}$ ceramic capacitor.

Contact local sales office for further details.