

## Precision Instrumentation Amplifier

**AD524** 

#### **FEATURES**

Low Noise:  $0.3 \mu V p-p 0.1 Hz$  to 10 Hz Low Nonlinearity: 0.003% (G = 1) High CMRR: 120 dB (G = 1000) Low Offset Voltage:  $50 \mu V$  Low Offset Voltage Drift:  $0.5 \mu V/^{\circ}C$  Gain Bandwidth Product: 25 MHz Pin Programmable Gains of 1, 10, 100, 1000 Input Protection, Power On–Power Off

No External Components Required
Internally Compensated
MIL-STD-883B and Chips Available
16-Lead Ceramic DIP and SOIC Packages and
20-Terminal Leadless Chip Carriers Available
Available in Tape and Reel in Accordance
with EIA-481A Standard
Standard Military Drawing Also Available

### PRODUCT DESCRIPTION

The AD524 is a precision monolithic instrumentation amplifier designed for data acquisition applications requiring high accuracy under worst-case operating conditions. An outstanding combination of high linearity, high common mode rejection, low offset voltage drift and low noise makes the AD524 suitable for use in many data acquisition systems.

The AD524 has an output offset voltage drift of less than  $25 \,\mu\text{V/°C}$ , input offset voltage drift of less than  $0.5 \,\mu\text{V/°C}$ , CMR above 90 dB at unity gain (120 dB at G = 1000) and maximum nonlinearity of 0.003% at G = 1. In addition to the outstanding dc specifications, the AD524 also has a 25 kHz gain bandwidth product (G = 1000). To make it suitable for high speed data acquisition systems the AD524 has an output slew rate of 5 V/µs and settles in 15 µs to 0.01% for gains of 1 to 100.


As a complete amplifier the AD524 does not require any external components for fixed gains of 1, 10, 100 and 1000. For other gain settings between 1 and 1000 only a single resistor is required. The AD524 input is fully protected for both power-on and power-off fault conditions.

The AD524 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical "A" grade, the low drift "B" grade and lower drift, higher linearity "C" grade are specified from -25°C to +85°C. The "S" grade guarantees performance to specification over the extended temperature range -55°C to +125°C. Devices are available in 16-lead ceramic DIP and SOIC packages and a 20-terminal leadless chip carrier.

### REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- The AD524 has guaranteed low offset voltage, offset voltage drift and low noise for precision high gain applications.
- 2. The AD524 is functionally complete with pin programmable gains of 1, 10, 100 and 1000, and single resistor programmable for any gain.
- Input and output offset nulling terminals are provided for very high precision applications and to minimize offset voltage changes in gain ranging applications.
- The AD524 is input protected for both power-on and poweroff fault conditions.
- 5. The AD524 offers superior dynamic performance with a gain bandwidth product of 25 MHz, full power response of 75 kHz and a settling time of 15  $\mu$ s to 0.01% of a 20 V step (G = 100).

# $\begin{tabular}{ll} AD524-SPECIFICATIONS & (@V_S=\pm 15~V,~R_L=2~k\Omega \ and~T_A=+25°C \ unless \ otherwise \ noted) \end{tabular}$

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Units	Max	AD524S Typ	Min	Max	AD524C Typ	Min	Max	AD524B Typ	Min	Max	AD524A Typ	Min	Aodel
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		± 20%	$\frac{1}{3}$ + 1 =	40,0	± 20%	$\frac{000}{G} + 1$ :	Г	± 20%	$\frac{000}{G} + 1$	40,	± 20%	$\frac{000}{G} + 1$	40,	GAIN Gain Equation (External Resistor Gain Programming) Gain Range (Pin Programmable)
G = 1	5 %	±0.25 ±0.5			±0.1 ±0.25			±0.15 ±0.35			±0.25 ±0.5			G = 1 G = 10 G = 100 G = 1000
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 %	$\pm 0.01$			$\pm 0.003$			$\pm 0.005$			$\pm 0.01$			G = 1 G = 10,100 G = 1000
Input Offset Voltage   250	ppm/°C ppm/°C ppm/°C ppm/°C	10 25			10 25			10 25			15 35			G = 1 G = 10 G = 100
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	μV μV/°C mV μV/°C	2.0 3.0			0.5 2.0			0.75 3			2 5			Input Offset Voltage vs. Temperature Output Offset Voltage vs. Temperature Offset Referred to the Input vs. Supply
Input Bias Current $\pm 50$ $\pm 25$ $\pm 15$ $\pm 50$ vs. Temperature $\pm 100$ $\pm 100$ $\pm 100$ $\pm 100$	dB dB dB dB			95 105			100 110			95 105			85 95	G = 10 G = 100
vs. Temperature $\pm 100$ $\pm 100$ $\pm 100$ $\pm 100$	nA pA/°C nA pA/°C													Input Bias Current vs. Temperature Input Offset Current
	Ω pF Ω pF		$\frac{10}{10^9}$	±10		10 10 <sup>9</sup>	±10		$\frac{10}{10^9}$	±10		10 10 <sup>9</sup> 10		Input Impedance Differential Resistance Differential Capacitance Common-Mode Resistance Common-Mode Capacitance Input Voltage Range
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V dB dB dB	$\mathbf{v_{D}}$	$V - \left(\frac{G}{2} \times \right)$	70 90	$V_{\mathbf{D}}$	$V - \left(\frac{G}{2} \times V\right)$	80 100	$(\mathbf{v_{D}})$	$V - \left(\frac{\mathbf{G}}{2} \times \mathbf{V}\right)$	75 95	$\mathbf{v_{D}}\Big)$	$V - \left(\frac{G}{2} \times \right)$	70 90	Common-Mode Rejection dc to 60 Hz with 1 k $\Omega$ Source Imbalance $G = 1$ $G = 10$
G = 1000 110 115 120 110 OUTPUT RATING	dB V		1.10	110		1.10	120		1.10	115		110	110	DUTPUT RATING
$\begin{array}{c cccc} V_{OUT}, R_L = 2 \ k\Omega & \pm 10 & \pm 10 & \pm 10 \\ \hline DYNAMIC RESPONSE & & & & \\ Small Signal - 3 \ dB & & & & \\ \end{array}$	+		± 10			± 10			<u> </u>					DYNAMIC RESPONSE
G = 1     1     1     1     1       G = 10     400     400     400     400       G = 100     150     150     150     150       G = 1000     25     25     25     25       Slew Rate     5.0     5.0     5.0     5.0       Settling Time to 0.01%, 20 V Step	MHz kHz kHz kHz V/µs		400 150 25 5.0			400 150 25 5.0			400 150 25 5.0			400 150 25 5.0		G = 1 G = 10 G = 100 G = 1000 Slew Rate Settling Time to 0.01%, 20 V Step
G = 1 to 100 G = 1000 15 75 15 75 75	μs μs													G = 1000
NOISE Voltage Noise, 1 kHz R.T.I. R.T.O. 90 90 90 90 R.T.I., 0.1 Hz to 10 Hz G = 1 G = 10 2	nV/√Hz nV√Hz μV p-p		90 15			90 15			90 15			90 15		Voltage Noise, 1 kHz R.T.I. R.T.O. R.T.I., 0.1 Hz to 10 Hz G = 1
G = 10 G = 100, 1000 Current Noise 0.1 Hz to 10 Hz 60 60 60 60	μV p-p μV p-p pA p-p		0.3			0.3			0.3			0.3		G = 100, 1000 Current Noise

Model	Min	AD524A Typ	Max	Min	AD524B Typ	Max	Min	AD524C Typ	Max	Min	AD524S Typ	Max	Units
SENSE INPUT $R_{\rm IN}$ $I_{\rm IN}$ Voltage Range Gain to Output	±10	20 15		kΩ ±20% μΑ V %									
REFERENCE INPUT  R <sub>IN</sub> Voltage Range  Gain to Output	±10	40 15		±10	40 15		10	40 15		10	40 15		kΩ ±20% μΑ V %
TEMPERATURE RANGE Specified Performance Storage	-25 -65		+85 +150	-25 -65		+85 +150	-25 -65		+85 +150	-55 -65		+125 +150	°C °C
POWER SUPPLY Power Supply Range Quiescent Current	±6	±15 3.5	±18 5.0	V mA									

Specification subject to change without notice.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

REV. E -3-

NOTES  $^{1}$ Does not include effects of external resistor  $R_{G}$ .  $^{2}V_{OL}$  is the maximum differential input voltage at G=1 for specified nonlinearity.  $V_{DL}$  at the maximum = 10 V/G.  $V_{D}$  = Actual differential input voltage. Example: G=10,  $V_{D}=0.50$ .  $V_{CM}=12$  V  $-(10/2\times0.50$  V) = 9.5 V.

### ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Internal Power Dissipation
Input Voltage <sup>2</sup>
(Either Input Simultaneously) $ V_{IN}  +  V_S  \dots <36 \text{ V}$
Output Short Circuit Duration Indefinite
Storage Temperature Range
(R) $-65$ °C to $+125$ °C
(D, E) $-65^{\circ}$ C to $+150^{\circ}$ C
Operating Temperature Range
AD524A/B/C25°C to +85°C
AD524S55°C to +125°C
Lead Temperature (Soldering 60 secs) +300°C


#### NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

extended periods may affect device reliability.  $^2$ Max input voltage specification refers to maximum voltage to which either input terminal may be raised with or without device power applied. For example, with  $\pm 18$  volt supplies max  $V_{\rm IN}$  is  $\pm 18$  volts, with zero supply voltage max  $V_{\rm IN}$  is  $\pm 36$  volts.

### **METALIZATION PHOTOGRAPH**


Contact factory for latest dimensions. Dimensions shown in inches and (mm).




PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE D-16 AND R-16 16-PIN CERAMIC PACKAGES.

### **CONNECTION DIAGRAMS**

## Ceramic (D) and SOIC (R) Packages



### **Leadless Chip Carrier**



### **ORDERING GUIDE**

Model	Temperature Ranges	Package Descriptions	Package Options		
AD524AD	−40°C to +85°C	16-Lead Ceramic DIP	D-16		
AD524AE	−40°C to +85°C	20-Terminal Leadless Chip Carrier	E-20A		
AD524AR-16	−40°C to +85°C	16-Lead Gull-Wing SOIC	R-16		
AD524AR-16-REEL	−40°C to +85°C	Tape & Reel Packaging 13"			
AD524AR-16-REEL7	−40°C to +85°C	Tape & Reel Packaging 7"			
AD524BD	−40°C to +85°C	16-Lead Ceramic DIP	D-16		
AD524BE	−40°C to +85°C	20-Terminal Leadless Chip Carrier	E-20A		
AD524CD	−40°C to +85°C	16-Lead Ceramic DIP	D-16		
AD524SD	−55°C to +125°C	16-Lead Ceramic DIP	D-16		
AD524SD/883B	−55°C to +125°C	16-Lead Ceramic DIP	D-16		
5962-8853901EA*	−55°C to +125°C	16-Lead Ceramic DIP	D-16		
AD524SE/883B	−55°C to +125°C	20-Terminal Leadless Chip Carrier	E-20A		
AD524SCHIPS	−55°C to +125°C	Die			

<sup>\*</sup>Refer to official DESC drawing for tested specifications.

### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD524 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## **AD524**—Typical Characteristics




Figure 1. Input Voltage Range vs. Supply Voltage, G = 1




Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 4. Quiescent Current vs. Supply Voltage




Figure 5. Input Bias Current vs. Supply Voltage




Figure 6. Input Bias Current vs. Temperature




Figure 7. Input Bias Current vs. Input Voltage




Figure 8. Offset Voltage, RTI, Turn On Drift




Figure 9. Gain vs. Frequency

REV. E –5–

## **AD524**




Figure 10. CMRR vs. Frequency RTI, Zero to 1k Source Imbalance




Figure 11. Large Signal Frequency Response




Figure 12. Slew Rate vs. Gain




Figure 13. Positive PSRR vs. Frequency




Figure 14. Negative PSRR vs. Frequency




Figure 15. RTI Noise Spectral Density vs. Gain




Figure 16. Input Current Noise vs. Frequency




Figure 17. Low Frequency Noise – G = 1 (System Gain = 1000)




Figure 18. Low Frequency Noise – G = 1000 (System Gain = 100,000)

-6- REV. E

### AD524




Figure 19. Settling Time Gain = 1




Figure 20. Large Signal Pulse Response and Settling Time – G = 1




Figure 21. Settling Time Gain = 10




Figure 22. Large Signal Pulse Response and Settling Time G = 10




Figure 23. Settling Time Gain = 100




Figure 24. Large Signal Pulse Response and Settling Time G = 100




Figure 25. Settling Time Gain = 1000




Figure 26. Large Signal Pulse Response and Settling Time G = 1000

REV. E -7-




Figure 27. Settling Time Test Circuit




Figure 28 Simplified Circuit of Amplifier; Gain Is Defined as  $((R56 + R57)/(R_G)) + 1$ . For a Gain of 1,  $R_G$  Is an Open Circuit

### **Theory of Operation**

The AD524 is a monolithic instrumentation amplifier based on the classic 3 op amp circuit. The advantage of monolithic construction is the closely matched components that enhance the performance of the input preamp. The preamp section develops the programmed gain by the use of feedback concepts. The programmed gain is developed by varying the value of  $R_{\rm G}$  (smaller values increase the gain) while the feedback forces the collector currents Q1, Q2, Q3 and Q4 to be constant, which impresses the input voltage across  $R_{\rm G}$ .

As  $R_G$  is reduced to increase the programmed gain, the transconductance of the input preamp increases to the transconductance of the input transistors. This has three important advantages. First, this approach allows the circuit to achieve a very high open loop gain of  $3\times 10^8$  at a programmed gain of 1000, thus reducing gain-related errors to a negligible 30 ppm. Second, the gain bandwidth product, which is determined by C3 or C4 and the input transconductance, reaches 25 MHz. Third, the input voltage noise reduces to a value determined by the collector current of the input transistors for an RTI noise of 7 nV/ $\sqrt{\rm Hz}$  at G=1000.

### INPUT PROTECTION

As interface amplifiers for data acquisition systems, instrumentation amplifiers are often subjected to input overloads, i.e., voltage levels in excess of the full scale for the selected gain range. At low gains, 10 or less, the gain resistor acts as a current limiting element in series with the inputs. At high gains the lower value of  $R_{\rm G}$  will not adequately protect the inputs from excessive currents. Standard practice would be to place series limiting resistors in each input, but to limit input current to below 5 mA with a full differential overload (36 V) would require over 7k of resistance which would add 10  $nV\sqrt{\rm Hz}$  of noise. To provide both input protection and low noise a special series protect FET was used.

A unique FET design was used to provide a bidirectional current limit, thereby, protecting against both positive and negative overloads. Under nonoverload conditions, three channels CH<sub>2</sub>, CH<sub>3</sub>, CH<sub>4</sub>, act as a resistance ( $\approx 1~\mathrm{k}\Omega$ ) in series with the input as before. During an overload in the positive direction, a fourth channel, CH<sub>1</sub>, acts as a small resistance ( $\approx 3~\mathrm{k}\Omega$ ) in series with the gate, which draws only the leakage current, and the FET limits I<sub>DSS</sub>. When the FET enhances under a negative overload, the gate current must go through the small FET formed by CH<sub>1</sub> and when this FET goes into saturation, the gate current is limited and the main FET will go into controlled enhancement. The bidirectional limiting holds the maximum input current to 3 mA over the 36 V range.

### INPUT OFFSET AND OUTPUT OFFSET

Voltage offset specifications are often considered a figure of merit for instrumentation amplifiers. While initial offset may be adjusted to zero, shifts in offset voltage due to temperature variations will cause errors. Intelligent systems can often correct for this factor with an autozero cycle, but there are many small-signal high-gain applications that don't have this capability.




Figure 29. Noise Test Circuit

-8- REV. E

Voltage offset and drift comprise two components each; input and output offset and offset drift. Input offset is that component of offset that is directly proportional to gain i.e., input offset as measured at the output at G=100 is 100 times greater than at G=1. Output offset is independent of gain. At low gains, output offset drift is dominant, while at high gains input offset drift dominates. Therefore, the output offset voltage drift is normally specified as drift at G=1 (where input effects are insignificant), while input offset voltage drift is given by drift specification at a high gain (where output offset effects are negligible). All input-related numbers are referred to the input (RTI) which is to say that the effect on the output is "G" times larger. Voltage offset vs. power supply is also specified at one or more gain settings and is also RTI.

By separating these errors, one can evaluate the total error independent of the gain setting used. In a given gain configuration both errors can be combined to give a total error referred to the input (R.T.I.) or output (R.T.O.) by the following formula:

Total Error R.T.I. = input error + (output error/gain)

Total Error R.T.O. =  $(Gain \times input error) + output error$ 

As an illustration, a typical AD524 might have a  $+250 \,\mu\text{V}$  output offset and a  $-50 \,\mu\text{V}$  input offset. In a unity gain configuration, the *total* output offset would be 200  $\mu\text{V}$  or the sum of the two. At a gain of 100, the output offset would be  $-4.75 \,\text{mV}$  or:  $+250 \,\mu\text{V} + 100(-50 \,\mu\text{V}) = -4.75 \,\text{mV}$ .

The AD524 provides for both input and output offset adjustment. This simplifies very high precision applications and minimize offset voltage changes in switched gain applications. In such applications the input offset is adjusted first at the highest programmed gain, then the output offset is adjusted at G = 1.

### GAIN

The AD524 has internal high accuracy pretrimmed resistors for pin programmable gain of 1, 10, 100 and 1000. One of the preset gains can be selected by pin strapping the appropriate gain terminal and  $RG_2$  together (for  $G = 1 RG_2$  is not connected).




Figure 30. Operating Connections for G = 100

The AD524 can be configured for gains other than those that are internally preset; there are two methods to do this. The first method uses just an external resistor connected between pins 3 and 16, which programs the gain according to the formula

$$R_G = \frac{40k}{G = -1}$$

(see Figure 31).

For best results  $R_G$  should be a precision resistor with a low temperature coefficient. An external  $R_G$  affects both gain accuracy and gain drift due to the mismatch between it and the internal thin-film resistors. Gain accuracy is determined by the tolerance of the external  $R_G$  and the absolute accuracy of the internal resistors ( $\pm 20\%$ ). Gain drift is determined by the mismatch of the temperature coefficient of  $R_G$  and the temperature coefficient of the internal resistors ( $\pm 50$  ppm/°C typ).




Figure 31. Operating Connections for G = 20

The second technique uses the internal resistors in parallel with an external resistor (Figure 32). This technique minimizes the gain adjustment range and reduces the effects of temperature coefficient sensitivity.




Figure 32. Operating Connections for G = 20, Low Gain T.C. Technique

The AD524 may also be configured to provide gain in the output stage. Figure 33 shows an H pad attenuator connected to the reference and sense lines of the AD524. R1, R2 and R3 should be made as low as possible to minimize the gain variation and reduction of CMRR. Varying R2 will precisely set the gain without affecting CMRR. CMRR is determined by the match of R1 and R3.




Figure 33. Gain of 2000


REV. E \_9\_

Table I. Output Gain Resistor Values


Output Gain	R2	R1, R3	Nominal Gain
2 5 10	5 kΩ	2.26 kΩ	2.02
	1.05 kΩ	2.05 kΩ	5.01
	1 kΩ	4.42 kΩ	10.1

#### INPUT BIAS CURRENTS

Input bias currents are those currents necessary to bias the input transistors of a dc amplifier. Bias currents are an additional source of input error and must be considered in a total error budget. The bias currents, when multiplied by the source resistance, appear as an offset voltage. What is of concern in calculating bias current errors is the change in bias current with respect to signal voltage and temperature. Input offset current is the difference between the two input bias currents. The effect of offset current is an input offset voltage whose magnitude is the offset current times the source impedance imbalance.



a. Transformer Coupled



b. Thermocouple




Figure 34. Indirect Ground Returns for Bias Currents

Although instrumentation amplifiers have differential inputs, there must be a return path for the bias currents. If this is not provided, those currents will charge stray capacitances, causing the output to drift uncontrollably or to saturate. Therefore, when amplifying "floating" input sources such as transformers and thermocouples, as well as ac-coupled sources, there must still be a dc path from each input to ground.

### **COMMON-MODE REJECTION**

Common-mode rejection is a measure of the change in output voltage when both inputs are changed equal amounts. These specifications are usually given for a full-range input voltage change and a specified source imbalance. "Common-Mode Rejection Ratio" (CMRR) is a ratio expression while "Common-Mode Rejection" (CMR) is the logarithm of that ratio. For example, a CMRR of 10,000 corresponds to a CMR of 80 dB.

In an instrumentation amplifier, ac common-mode rejection is only as good as the differential phase shift. Degradation of ac common-mode rejection is caused by unequal drops across differing track resistances and a differential phase shift due to varied stray capacitances or cable capacitances. In many applications shielded cables are used to minimize noise. This technique can create common mode rejection errors unless the shield is properly driven. Figures 35 and 36 shows active data guards that are configured to improve ac common mode rejection by "bootstrapping" the capacitances of the input cabling, thus minimizing differential phase shift.




Figure 35. Shield Driver, G≥ 100




Figure 36. Differential Shield Driver

### GROUNDING

Many data acquisition components have two or more ground pins that are not connected together within the device. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the data

–10– REV. E

acquisition components. Separate ground returns should be provided to minimize the current flow in the path from the sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Since the output voltage is developed with respect to the potential on the reference terminal, an instrumentation amplifier can solve many grounding problems.




Figure 37. Basic Grounding Practice

### SENSE TERMINAL

The sense terminal is the feedback point for the instrument amplifier's output amplifier. Normally it is connected to the instrument amplifier output. If heavy load currents are to be drawn through long leads, voltage drops due to current flowing through lead resistance can cause errors. The sense terminal can be wired to the instrument amplifier at the load, thus putting the IxR drops "inside the loop" and virtually eliminating this error source.




Figure 38. AD524 Instrumentation Amplifier with Output Current Booster

Typically, IC instrumentation amplifiers are rated for a full  $\pm 10$  volt output swing into 2 k $\Omega$ . In some applications, however, the need exists to drive more current into heavier loads. Figure 38 shows how a high-current booster may be connected "inside the loop" of an instrumentation amplifier to provide the required current boost without significantly degrading overall performance. Nonlinearities, offset and gain inaccuracies of the buffer are minimized by the loop gain of the IA output amplifier. Offset drift of the buffer is similarly reduced.

### REFERENCE TERMINAL

The reference terminal may be used to offset the output by up to  $\pm 10$  V. This is useful when the load is "floating" or does not share a ground with the rest of the system. It also provides a direct means of injecting a precise offset. It must be remembered that the total output swing is  $\pm 10$  volts to be shared between signal and reference offset.

When the IA is of the three-amplifier configuration it is necessary that nearly zero impedance be presented to the reference terminal.

Any significant resistance from the reference terminal to ground increases the gain of the noninverting signal path, thereby upsetting the common-mode rejection of the IA.

In the AD524 a reference source resistance will unbalance the CMR trim by the ratio of 20 k $\Omega$ /R<sub>REF</sub>. For example, if the reference source impedance is 1  $\Omega$ , CMR will be reduced to 86 dB (20 k $\Omega$ /1  $\Omega$  = 86 dB). An operational amplifier may be used to provide that low impedance reference point as shown in Figure 39. The input offset voltage characteristics of that amplifier will add directly to the output offset voltage performance of the instrumentation amplifier.




Figure 39. Use of Reference Terminal to Provide Output Offset

An instrumentation amplifier can be turned into a voltage-tocurrent converter by taking advantage of the sense and reference terminals as shown in Figure 40.




Figure 40. Voltage-to-Current Converter

By establishing a reference at the "low" side of a current setting resistor, an output current may be defined as a function of input voltage, gain and the value of that resistor. Since only a small current is demanded at the input of the buffer amplifier  $A_2$ , the forced current  $I_L$  will largely flow through the load. Offset and drift specifications of  $A_2$  must be added to the output offset and drift specifications of the IA.

REV. E –11–




Figure 41. Three Decade Gain Programmable Amplifier

### PROGRAMMABLE GAIN

Figure 41 shows the AD524 being used as a software programmable gain amplifier. Gain switching can be accomplished with mechanical switches such as DIP switches or reed relays. It should be noted that the "on" resistance of the switch in series with the internal gain resistor becomes part of the gain equation and will have an effect on gain accuracy.

The AD524 can also be connected for gain in the output stage. Figure 42 shows an AD711 used as an active attenuator in the output amplifier's feedback loop. The active attenuation presents a very low impedance to the feedback resistors, therefore minimizing the common-mode rejection ratio degradation.




Figure 42. Programmable Output Gain




Figure 43. Programmable Output Gain Using a DAC

Another method for developing the switching scheme is to use a DAC. The AD7528 dual DAC, which acts essentially as a pair of switched resistive attenuators having high analog linearity and symmetrical bipolar transmission, is ideal in this application. The multiplying DAC's advantage is that it can handle inputs of either polarity or zero without affecting the programmed gain. The circuit shown uses an AD7528 to set the gain (DAC A) and to perform a fine adjustment (DAC B).

### **AUTOZERO CIRCUITS**

In many applications it is necessary to provide very accurate data in high gain configurations. At room temperature the offset effects can be nulled by the use of offset trimpots. Over the operating temperature range, however, offset nulling becomes a problem. The circuit of Figure 44 show a CMOS DAC operating in the bipolar mode and connected to the reference terminal to provide software controllable offset adjustments.




Figure 44. Software Controllable Offset

In many applications complex software algorithms for autozero applications are not available. For those applications Figure 45 provides a hardware solution.




Figure 45. Autozero Circuit

REV. E –13–

### AD524

### **ERROR BUDGET ANALYSIS**

To illustrate how instrumentation amplifier specifications are applied, we will now examine a typical case where an AD524 is required to amplify the output of an unbalanced transducer. Figure 46 shows a differential transducer, unbalanced by 100  $\Omega$ , supplying a 0 to 20 mV signal to an AD524C. The output of the IA feeds a 14-bit A-to-D converter with a 0 to 2 volt input voltage range. The operating temperature range is -25°C to +85°C. Therefore, the largest change in temperature  $\Delta T$  within the operating range is from ambient to +85°C (85°C - 25°C = 60°C).

In many applications, differential linearity and resolution are of prime importance. This would be so in cases where the absolute value of a variable is less important than changes in value. In these applications, only the irreducible errors (45 ppm = 0.004%) are significant. Furthermore, if a system has an intelligent processor monitoring the A-to-D output, the addition of a autogain/autozero cycle will remove all reducible errors and may eliminate the requirement for initial calibration. This will also reduce errors to 0.004%.




Figure 46. Typical Bridge Application

Table II. Error Budget Analysis of AD524CD in Bridge Application

Error Source	AD524C Specifications	Calculation	Effect on Absolute Accuracy at T <sub>A</sub> = +25°C	Effect on Absolute Accuracy at T <sub>A</sub> = +85°C	Effect on Resolution
Gain Error	±0.25%	$\pm 0.25\% = 2500 \text{ ppm}$	2500 ppm	2500 ppm	_
Gain Instability	25 ppm	(25  ppm/°C)(60 °C) = 1500  ppm	_	1500 ppm	=
Gain Nonlinearity	±0.003%	$\pm 0.003\% = 30 \text{ ppm}$	=	=	30 ppm
Input Offset Voltage	±50 μV, RTI	$\pm 50 \mu\text{V}/20 \text{mV} = \pm 2500 \text{ppm}$	2500 ppm	2500 ppm	_
Input Offset Voltage Drift	±0.5 μV/°C	$(\pm 0.5 \mu\text{V}/^{\circ}\text{C})(60^{\circ}\text{C}) = 30 \mu\text{V}$			
		$30 \mu\text{V}/20 \text{mV} = 1500 \text{ppm}$	_	1500 ppm	_
Output Offset Voltage*	±2.0 mV	$\pm 2.0 \text{ mV}/20 \text{ mV} = 1000 \text{ ppm}$	1000 ppm	1000 ppm	_
Output Offset Voltage Drift*	±25 μV/°C	$(\pm 25 \mu\text{V/°C})(60^{\circ}\text{C}) = 1500 \mu\text{V}$			
	-	$1500  \mu \text{V} / 20  \text{mV} = 750  \text{ppm}$	_	750 ppm	_
Bias Current-Source	±15 nA	$(\pm 15 \text{ nA})(100 \Omega) = 1.5 \mu\text{V}$			
Imbalance Error		$1.5 \mu\text{V}/20 \text{mV} = 75 \text{ppm}$	75 ppm	75 ppm	_
Bias Current-Source	±100 pA/°C	$(\pm 100 \text{ pA/°C})(100 \Omega)(60 ^{\circ}\text{C}) = 0.6 \mu\text{V}$			
Imbalance Drift		$0.6  \mu V/20  \text{mV} = 30  \text{ppm}$	_	30 ppm	_
Offset Current-Source	±10 nA	$(\pm 10 \text{ nA})(100 \Omega) = 1 \mu\text{V}$			
Imbalance Error		$1  \mu V / 20  mV = 50  ppm$	50 ppm	50 ppm	_
Offset Current-Source	±100 pA/°C	$(100 \text{ pA/°C})(100 \Omega)(60 ^{\circ}\text{C}) = 0.6 \mu\text{V}$			
Imbalance Drift		$0.6  \mu \text{V} / 20  \text{mV} = 30  \text{ppm}$	_	30 ppm	_
Offset Current-Source	±10 nA	$(10 \text{ nA})(175 \Omega) = 3.5 \mu\text{V}$			
Resistance-Error		$3.5  \mu V/20  \text{mV} = 87.5  \text{ppm}$	87.5 ppm	87.5 ppm	_
Offset Current-Source	±100 pA/°C	$(100 \text{ pA/°C})(175 \Omega)(60 ^{\circ}\text{C}) = 1 \mu\text{V}$			
Resistance-Drift		$1  \mu V / 20  mV = 50  ppm$	_	50 ppm	=
Common Mode Rejection	115 dB	$115 \text{ dB} = 1.8 \text{ ppm} \times 5 \text{ V} = 8.8 \mu\text{V}$			
5 V dc		$8.8  \mu \text{V} / 20  \text{mV} = 444  \text{ppm}$	444 ppm	444 ppm	_
Noise, RTI					
(0.1 Hz-10 Hz)	0.3 μV p-p	$0.3  \mu V  p - p/20  mV = 15  ppm$			15 ppm
		Total Error	6656.5 ppm	10516.5 ppm	45 ppm

 $<sup>{}^{\</sup>star}\mathrm{Output}$  offset voltage and output offset voltage drift are given as RTI figures.

–14– REV. E

Figure 47 shows a simple application, in which the variation of the cold-junction voltage of a Type J thermocouple-iron(+)—constantan—is compensated for by a voltage developed in series by the temperature-sensitive output current of an AD590 semi-conductor temperature sensor.




Figure 47. Cold-Junction Compensation

The circuit is calibrated by adjusting  $R_T$  for proper output voltage with the measuring junction at a known reference temperature

and the circuit near 25°C. If resistors with low tempcos are used, compensation accuracy will be to within  $\pm 0.5$ °C, for temperatures between +15°C and +35°C. Other thermocouple types may be accommodated with the standard resistance values shown in the table. For other ranges of ambient temperature, the equation in the figure may be solved for the optimum values of  $R_T$  and  $R_A$ .

The microprocessor controlled data acquisition system shown in Figure 48 includes both autozero and autogain capability. By dedicating two of the differential inputs, one to ground and one to the A/D reference, the proper program calibration cycles can eliminate both initial accuracy errors and accuracy errors over temperature. The autozero cycle, in this application, converts a number that appears to be ground and then writes that same number (8-bit) to the AD7524, which eliminates the zero error since its output has an inverted scale. The autogain cycle converts the A/D reference and compares it with full scale. A multiplicative correction factor is then computed and applied to subsequent readings.

For a comprehensive study of instrumentation amplifier design and applications, refer to the *Instrumentation Amplifier Applica*tion Guide, available free from Analog Devices.





Figure 48. Microprocessor Controlled Data Acquisition System

REV. E –15–


### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 16-Lead Ceramic DIP (D-16)



## 20-Terminal Leadless Chip Carrier (E-20A)



### 16-Lead SOIC (R-16)

