

12-Bit Successive Approximation Integrated Circuit A/D Converter

AD572*

FEATURES PERFORMANCE

True 12-Bit Operation: Max Nonlinearity <±0.012%

Low Gain T.C.: $< \pm 15 \text{ ppm/}^{\circ}\text{C}$ (AD572B)

Low Power: 900 mW

Fast Conversion Time: < 25 μs

Monotonic Feedback DAC Guarantees No Missing

Codes

VERSATILITY

Aerospace Temperature Range: -55°C to +125°C (AD572S)

Positive-True Serial or Parallel Logic Outputs
Short-Cycle Capability

VALUE

Precision +10 V Reference for External Application Internal Buffer Amplifier High Reliability Package


GENERAL DESCRIPTION

The AD572 is a complete 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference, comparator, and buffer amplifier. Its hybrid IC design utilizes MSI digital and linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide superior performance, flexibility and ease of use, combined with IC size, price, and reliability.

Important performance characteristics of the AD572 include a maximum linearity error at 25°C of $\pm 0.012\%$, gain T.C. below 15 ppm/°C, typical power dissipation of 900 mW, and conversion time of less than 25 μ s. Of considerable significance in aerospace applications is the guaranteed performance from -55° C to $+125^{\circ}$ C of the AD572S. Monotonic operation of the feedback D/A converter guarantees no missing output codes over temperature ranges of 0°C to $+70^{\circ}$ C, -25° C to $+85^{\circ}$ C, and -55° C to $+125^{\circ}$ C.

The design of the AD572 includes scaling resistors that provide analog input signal ranges of ± 2.5 , ± 5.0 , ± 10 , 0 to +5, or 0 to +10 volts. Adding flexibility and value are the +10 V precision reference, which also can be used for external applications, and

FUNCTIONAL BLOCK DIAGRAM



the input buffer amplifier. All digital signals are fully TTL compatible, and the data output is positive-true and available in either serial or parallel form.

The AD572 is available in three versions with differing guaranteed performance characteristics and operating temperature ranges; the "A" and "B" are specified from -25°C to +85°C, and the "S" from -55°C to +125°C.

PRODUCT DESCRIPTION

The AD572 functional diagram and pinout are shown above. The device consists of the following monolithic bipolar circuit elements:

- 1. Twelve-bit successive-approximation register
- 2. Twelve-bit DAC
- 3. Low-drift comparator
- 4. Temperature-compensated precision +10 V reference
- 5. High-impedance buffer follower
- 6. Gated clock and digital control circuits

ORDERING GUIDE

Model	Specification Temp Range	Max Gain TC	Max Reference TC	Guaranteed Temp Range No Missing Codes	Package Option*	
AD572AD	−25°C to +85°C	±30 ppm/°C	±20 ppm/°C	0°C to +70°C	DH-32C	
AD572BD	-25°C to +85°C	±15 ppm/°C	±10 ppm/°C	−25°C to +85°C	DH-32C	
AD572SD	-55°C to +125°C	±15 ppm/°C (-25°C to +85°C)	±20 ppm/°C	−55°C to +125°C	DH-32C	
		±25 ppm/°C (-55°C to +125°C)				
AD572SD/883B	Meets all specifications after processing to the requirements of MIL-STD-883, Method 5008, Class B.					
	Refer to Analog Devices Military Databook for details.					

^{*}DH-32C = Size Brazed Ceramic Dip for Hybrid (Medium Cavity). For outline information see Package Information section.

^{*}Protected by U.S. Patent Nos. 3,961.326; 3,803,590; and 3,747,088. This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

AD572—SPECIFICATIONS (typical @ +25°C, ±15 V and +5 V unless otherwise noted)

AD572AD	AD572BD	AD572SD
12 Bits	*	*
	*	*
0 to +5, 0 to +10 V	*	*
	<u>*</u>	
10 kΩ	*	*
	1	1 🗓
50 nA	^	
3	*	*
2 μs		
Note 1		1 *
1 TTL Load	*	*
±0.05% FSR (Adi to Zero)	*	*
	*	*
	*	*
	*	i *
±1/2 LSB	*	*
±1/2 LSB	*	*
Guaranteed: 0°C to +70°C	Guaranteed: -25°C to +85°C	Guaranteed: -55°C to +125°C
$\pm 0.002\%$ FSR/% ΔV_S	*	*
$\pm 0.001\%$ FSR/% ΔV_S	*	*
+20 ppm/°C (=:25°C to +85°C)	+15 ppm/°C (-25°C to +85°C)	±15 ppm/°C (-25°C to +85°C)
±30 ppm/ G (=25 G to +85 G)	_ 15 ppin	±25 ppm/°C (-55°C to +125°C)
+3 ppm FSR/°C	+5 ppm FSR/°C (max)	**
		**
		**
1		*
23 μs		
n.		
	1	
]	1.
2 TTL Loads		
D:		
	🗓	"
	-	
		★
	*	★
	1 *	+
2 I I L Loads		1
2 TTL Loads	⋆	1 *
	l *	*
l		
	*	*
	*	1.
±20 ppm/°C	±10 ppm/°C	*
	+	l *
+15 V, ±5% @ +25 mA (40 max)	*	1 '
	* *	*
+15 V, ±5% @ +25 mA (40 max) -15 V, ±5% @ -20 mA (35 max) +5 V, ±5% @ +80 mA (150 max)	* * *	* *
-15 V, ±5% @ -20 mA (35 max)	*	* *
-15 V, ±5% @ -20 mA (35 max) +5 V, ±5% @ +80 mA (150 max)	* *	* *
-15 V, ±5% @ -20 mA (35 max) +5 V, ±5% @ +80 mA (150 max) 925 mW	* *	* * * * * * * * * * * * * * * * * * *
-15 V, ±5% @ -20 mA (35 max) +5 V, ±5% @ +80 mA (150 max)	* * *	* * * * * -55°C to +125°C *
	±2.5, ±5.0, ±10.0 V 0 to +5, 0 to +10 V 2.5 kΩ 5.0 kΩ 100 MΩ 50 nA 2 μs Note 1 1 TTL Load ±0.05% FSR (Adj to Zero) ±0.05% FSR (Adj to Zero) ±0.01% FSR (Adj to Zero) ±0.01% FSR ±1/2 LSB ±1/2 LSB Guaranteed: 0°C to +70°C ±0.002% FSR%ΔV _S	±2.5, ±5.0, ±10.0 V

NOTES

^{*}Same specification as AD572AD.

^{**}Same specifications as AD572BD.

Note 1 Positive pulse 200 ns wide (min). Leading edge ("0" to "1") resets registers. Trailing edge ("1" to "0") initiates conversion.

Note 2 With 50 Ω . 1% fixed resistor in place of Gain Adjust pot.

Specifications subject to change without notice.