



# Fast, Complete 12-Bit A/D Converters with Microprocessor Interface

## AD674B/AD774B

### 1.1 Scope.

This specification covers the detail requirements for a 12-bit resolution A/D converter with complete microprocessor interface and a high performance reference.

### 1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number <sup>1</sup>
- 1	AD674BT(X)/883B
- 2	AD774BT(X)/883B

#### NOTE

<sup>1</sup>See paragraph 1.2.3 for package identifier.

### 1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
D	D-28	28-Pin Ceramic DIP

### 1.3 Absolute Maximum Ratings. ( $T_A = +25^\circ\text{C}$ unless otherwise noted)

$V_{CC}$ to Digital Common	+16.5 V
$V_{EE}$ to Digital Common	-16.5 V
$V_{LOGIC}$ to Digital Common	+7 V
Analog Common to Digital Common	$\pm 1$ V
Control Inputs (CE, $\overline{CS}$ , $A_0$ , $12/\overline{8}$ , $R/\overline{C}$ ) to Digital Common	-0.5 V to $V_{LOGIC} + 0.5$ V
Analog Inputs (REF IN, BIP OFF, 10 $V_{IN}$ ) to Analog Common	$V_{EE}$ to $V_{CC}$
20 $V_{IN}$ to Analog Common	$\pm 24$ V
REF OUT	Indefinite Short to Common
Power Dissipation	Momentary Short to $V_{CC}$ 470 mW
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10 sec)	+300°C

### 1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 25^\circ\text{C}/\text{W}$
$\theta_{JA} = 60^\circ\text{C}/\text{W}$

6  
ANALOG-TO-DIGITAL CONVERTERS

# AD674B/AD774B—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit @+25°C	Sub Group 1	Sub Group 2, 3	Test Condition <sup>1</sup>	Unit				
Power Dissipation	$P_D$	-1, 2	375	375	375	Tristated Outputs	mW max				
Input Resistance	$R_{IN}$	-1, 2	3	3		10 V Span	k $\Omega$ min				
			7	7			k $\Omega$ max				
			6	6		20 V Span	k $\Omega$ min				
			14	14			k $\Omega$ max				
Internal Reference Output Voltage	$V_{REF}$	-1, 2	+9.9	+9.9		Bipolar 20 V Span	V min				
			+10.1	+10.1		2.0 mA External Load	V max				
Logic Input High Voltage CE, $\overline{CS}$ , R/C, A <sub>0</sub>	$V_{IH}$	-1, 2	2.0	2.0	2.0		+V min				
Logic Input Low Voltage CE, $\overline{CS}$ , R/C, A <sub>0</sub>	$V_{IL}$	-1, 2	0.8	0.8	0.8		+V max				
Logic Input Current CE, $\overline{CS}$ , R/C, A <sub>0</sub>	$I_{LIN}$	-1, 2	10	10	10	$V_{IH} = 5.0$ V; $V_{IL} = 0.0$ V	$\pm\mu$ A max				
Logic Output High Voltage DB11-DB0	$V_{OH}$	-1, 2	2.4	2.4	2.4	$I_{SOURCE} = 500$ $\mu$ A	+V min				
Logic Output Low Voltage DB11-DB0, STS	$V_{OL}$	-1, 2	0.4	0.4	0.4	$I_{SINK} = 1.6$ mA	+V max				
Three-State Output Leakage DB11-DB0	$I_{OLT}$	-1, 2	10	10	10	Outputs Tristated $V_{IH} = 5.0$ V	$\pm\mu$ A max				
Power Supply Current	$I_L$ $I_{CC}$ $I_{EE}$	-1, 2	7	7	7	Outputs Tristated REF OUT to REF IN Through 50 $\Omega$	mA max				
			7	7	7						
			14	14	14						
Integral Nonlinearity	INL	-1, 2	1/2	1/2	1	Major Transitions Unipolar 10 V Span Bipolar 20 V Span	$\pm$ LSB max				
Differential Nonlinearity <sup>2</sup>	DNL	-1, 2	12	12	12	All Codes Tested Unipolar 10 V Span Bipolar 20 V Span	Bits min				
								1	1	1	See Note 4 Unipolar 10 V Span
Power Supply Rejection <sup>3</sup>	PSR	-1, 2	1	1	1	See Note 6	$\pm$ LSB max				
								1	1	1	
								1	1	1	
Unipolar Offset Error	$U_{OSE}$	-1, 2	2	2		10 V Span	$\pm$ LSB max				
Unipolar Offset Drift	$TCU_{OSE}$	-1, 2			1	10 V Span	$\pm$ LSB max				
Bipolar Offset Error	$B_{POE}$	-1, 2	3	3		20 V Span	$\pm$ LSB max				
Bipolar Offset Drift	$TCB_{POE}$	-1, 2			2	20 V Span	$\pm$ LSB max				
Full-Scale Calibration Error	$A_B$	-1, 2	0.125	0.125		Bipolar 20 V Span	$\pm$ % of FSR max				
	$A_U$	-1, 2	0.125			Unipolar 10 V Span					
Full-Scale Calibration Drift	$TCA_E$	-1, 2			7	Bipolar 20 V Span	$\pm$ LSB max				

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 9	Sub Group 10, 11	Test Condition <sup>1</sup>	Unit
Conversion Time	$t_c$	-1	10	10	10	To 8-Bits	$\mu\text{s}$ max
			15	15	15	To 12-Bits	$\mu\text{s}$ max
			6	6	6	To 8-Bits	$\mu\text{s}$ max
			8	8	8	To 12-Bit	$\mu\text{s}$ max
Converter Start Timing <sup>7</sup>	$t_{DSC}$	-1, 2	200	200	225	Timing per Figure 1	ns max
			50	50	50	Timing per Figure 1	ns min
			50	50	50	Timing per Figure 1	ns min
			50	50	50	Timing per Figure 1	ns min
			50	50	50	Timing per Figure 1	ns min
			50	50	50	Timing per Figure 1	ns min
			50	50	50	Timing per Figure 1	ns min
			0	0	0	Timing per Figure 1	ns min
			50	50	50	Timing per Figure 1	ns min
Read Timing—Full Control Mode <sup>7</sup>	$t_{DD}$	-1, 2	150	150	150	Load per Figure 3a	ns max
			25	25	15	Timing per Figure 2	ns min
			150	150	150	Load per Figure 3b	ns max
			50	50	50	Timing per Figure 2	ns min
			0	0	0	Timing per Figure 2	ns min
			50	50	50	Timing per Figure 2	ns min
			0	0	0	Timing per Figure 2	ns min
			0	0	0	Timing per Figure 2	ns min
			0	0	0	Timing per Figure 2	ns min
			50	50	50	Timing per Figure 2	ns min
Stand-Alone Mode Timing <sup>7</sup>	$t_{DDR}$	-1, 2	150	150	150	Timing per Figures 4a and 4b	ns max
			50	50	50	Timing per Figures 4a and 4b	ns min
			200	200	225	Timing per Figures 4a and 4b	ns max
			25	25	25	Timing per Figures 4a and 4b	ns min
			30	30	30	Timing per Figures 4a and 4b	ns min
			600	600	600	Timing per Figures 4a and 4b	ns max
High R/C Pulse Width	$t_{HRH}$	-1, 2	150	150	150	Timing per Figures 4a and 4b	ns min

**NOTES**

<sup>1</sup> $V_{CC} = +15\text{ V}$ ,  $V_{EE} = -15\text{ V}$ ,  $V_{LOGIC} = +5\text{ V}$ , 12/8 connected to  $V_{LOGIC}$ ,  $A_0$  and  $\overline{CS}$  at Logic "0," CE at Logic "1."

10 V Unipolar—50  $\Omega$  resistor Pin 8 to Pin 10, 50  $\Omega$  resistor Pin 12 to ground. Analog input connected to Pin 13.

20 V Bipolar—50  $\Omega$  resistor Pin 8 to Pin 12, 50  $\Omega$  resistor Pin 8 to Pin 10. Analog input connected to Pin 14.

See Figures 1, 2, 3 and 4 for timing information.

<sup>2</sup>Minimum resolution for which no missing codes are guaranteed.

<sup>3</sup>Change in the full-scale unipolar 10 V span as power supply voltage is varied from min to max specified value.

<sup>4</sup>Test conditions for PSRR:  $13.5\text{ V} \leq V_{CC} \leq 16.5\text{ V}$ ,  $V_{LOGIC} = 5\text{ V}$ ,  $V_{EE} = -15\text{ V}$ ;  $11.4\text{ V} \leq V_{CC} \leq 12.6\text{ V}$ ,  $V_{LOGIC} = 5\text{ V}$ ,  $V_{EE} = -12\text{ V}$ .


<sup>5</sup> $4.5\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$ ,  $V_{CC} = 15\text{ V}$ ,  $V_{EE} = -15\text{ V}$ .

<sup>6</sup> $-16.5\text{ V} \leq V_{EE} \leq -13.5\text{ V}$ ,  $V_{LOGIC} = 5\text{ V}$ ,  $V_{CC} = 15\text{ V}$ ;  $-12.6\text{ V} \leq V_{EE} \leq -11.4\text{ V}$ ,  $V_{LOGIC} = 5\text{ V}$ ,  $V_{CC} = 12\text{ V}$ .

<sup>7</sup>Timing tests are guaranteed from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

# AD674B/AD774B

## 3.2.1 Functional Block Diagram and Terminal Assignments.




## 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (57).

## 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 Test Condition (B).






Figure 1. Converter Start Timing






Figure 2. Read Timing



High-Z to Logic 1

High-Z to Logic 0

Figure 3a. Load Circuit for Access Time Test



Logic 1 to High-Z

Logic 0 to High-Z

Figure 3b. Load Circuit for Output Float Delay Test




Figure 4a. Stand-Alone Mode Timing Low Pulse for R/C




Figure 4b. Stand-Alone Mode Timing High Pulse for R/C

Table 2. AD674B/AD774BA Truth Table

CE	CS	R/C	12/8	A <sub>0</sub>	Operation
0	X	X	X	X	None
X	1	X	X	X	None
1	0	0	X	0	Initiate 12-Bit Conversion
1	0	0	X	1	Initiate 8-Bit Conversion
1	0	1	1	X	Enable 12-Bit Parallel Output
1	0	1	0	0	Enable 8 Most Significant Bits
1	0	1	0	1	Enable 4 LSBs and 4 Trailing Zeroes