



16-Bit 100 kSPS Sampling ADC

T-51-10-16 **AD675**

FEATURES

AC and DC Specified
Autocalibrating
On-Chip Sample-Hold Function
Two-Byte or Serial Output
16-Bits No Missing Codes
 ± 1 LSB INL
0.001% THD
90 dB S/(N+D)
1 MHz Full Power Bandwidth
24-Pin "Skinny" DIP Package

PRODUCT DESCRIPTION


The AD675 is a multipurpose 16-bit parallel output analog-to-digital converter which utilizes a switched capacitor/charge redistribution architecture to achieve a 100 kSPS conversion rate (10 μ s total conversion time). Overall performance is optimized by digitally correcting internal nonlinearities through on-chip autocalibration.

The AD675 includes a sample-hold amplifier (SHA) and microprocessor compatible bus interface with three-state output buffers and two-byte read. Output data is also available in serial format.

The AD675 circuitry is segmented onto two monolithic chips—a digital control chip fabricated on Analog Devices' DSP CMOS process and an analog ADC chip fabricated on our BiMOS II process. Both chips are contained in a single package.

The AD675 is specified for ac (or "dynamic") parameters such as S/N+D Ratio, THD and IMD which are important in signal processing applications. In addition, dc parameters are specified which are important in measurement applications.

FUNCTIONAL BLOCK DIAGRAM



2

The AD675 operates from +5 V and ± 12 V supplies and typically consumes 235 mW during conversion. The digital supply (V_{DD}) is separated from the analog supplies (V_{CC} , V_{EE}) for reduced digital crosstalk. An analog ground sense is provided for the analog input. Separate analog and digital grounds are also provided.

The AD675 is available in a 24-pin plastic "skinny" DIP or 24-pin side-brazed "skinny" DIP ceramic package. Screening to MIL-STD-883C Class B is available.

PIN CONFIGURATION





Figure 1. Conversion Timing

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD675—SPECIFICATIONS

T-51-10-16

(T_{MIN} to T_{MAX}, V_{CC} = +12 V ± 5%, V_{EE} = -12 V ± 5%, V_{DD} = +5 V ± 10%)¹

Parameter	Min	Typ	Max	Units
TOTAL HARMONIC DISTORTION (THD) -0.05 dB Input		-98 0.0015	-90 0.003	dB %
SIGNAL-TO-NOISE AND DISTORTION RATIO (S/(N+D)) -0.05 dB Input, 50 kHz Bandwidth	87	90		dB
PEAK SPURIOUS OR PEAK HARMONIC COMPONENT		-100	-92	dB
INTERMODULATION DISTORTION (IMD) ² 2nd Order Products 3rd Order Products		-102 -98		dB dB
FULL POWER BANDWIDTH		1		MHz
TEMPERATURE RANGE	-40		+85	°C
ACCURACY Resolution Integral Nonlinearity (INL) Differential Nonlinearity (DNL)—No Missing Codes Bipolar Zero Error ³ Gain Error ³ Temperature Drift Bipolar Zero Gain	16 16	 0.002 0.002	 ±1 ±1 0.003	Bits LSB Bits LSB % FSR % FSR % FSR
VOLTAGE REFERENCE INPUT RANGE ¹ (V _{REF})	5.0		10	V
ANALOG INPUT Input Range (V _{IN}) Input Capacitance During Sample Aperture Delay Aperture Jitter		50 6 100	±V _{REF}	V pF ns ps
POWER SUPPLIES Power Supply Rejection V _{CC} = +12 V ± 5% V _{EE} = -12 V ± 5% V _{DD} = +5 V ± 10% Operating Current I _{CC} I _{EE} I _{DD} Power Consumption		±1 ±1 ±1 9 9 3 235	±2 ±2 ±2 12 12 12 350	LSB LSB LSB mA mA mA mW
LOGIC INPUTS V _{IH} High Level Input Voltage V _{IL} Low Level Input Voltage I _{IH} High Level Input Current V _{IH} = V _{DD} I _{IL} Low Level Input Current V _{IL} = 0 V C _{IN} Input Capacitance	2.4 -0.3 -10 -10		0.8 +10 +10	V V μA μA pF
LOGIC OUTPUTS V _{OH} High Level Output Voltage I _{OH} = 0.1 mA = 0.5 mA V _{OL} Low Level Output Voltage I _{OL} = 1.6 mA I _{OZ} High-Z Leakage Current V _{IN} = 0 or V _{DD} V _{OL} High-Z Output Capacitance	V _{DD} - 1 V 2.4 -10		0.4 +10 10	V V V μA pF

NOTES

¹Conversion rate = 100 kSPS. Values are post calibration.²f_a = 1008 Hz, f_b = 1055 Hz.³Values shown apply to any temperature from T_{MIN} to T_{MAX} after calibration at that temperature.

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.