



# CMOS Low-Cost 8-Bit Buffered Multiplying DAC

**AD7524**

## 1.1 Scope.

This specification covers the detail requirements for an 8-bit monolithic CMOS multiplying digital-to-analog converter with on-chip latches for direct interface to most microprocessors. The AD7524 can be used with any supply voltage from +5V to +15V.

T.51-09-08

## 1.2 Part Number.

The complete part number per Tables 1 and 2 of this specification is as follows:

Device	Part Number <sup>1</sup>
-1	AD7524S(X)/883B
-2	AD7524T(X)/883B
-3	AD7524U(X)/883B

### NOTE

<sup>1</sup>See paragraph 1.2.3 for package identifier.

## 1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
D	D16	16-Pin Side-Brazed Ceramic
Q	Q16	16-Pin Cerdip
E	E20A	20-Contact LCC

## 1.3 Absolute Maximum Ratings. ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

$V_{DD}$ to GND . . . . .	-0.3V, +17V
$V_{RFB}$ to GND . . . . .	±25V
$V_{REF}$ to GND . . . . .	±25V
Digital Input Voltage to GND . . . . .	-0.3V to $V_{DD}$
$V_{OUT1}, V_{OUT2}$ (Pin 1, Pin 2) to Ground . . . . .	-0.3V to $V_{DD}$
Power Dissipation	
Up to $+75^\circ\text{C}$ . . . . .	450mW
Derates above $+75^\circ\text{C}$ . . . . .	6mW/ $^\circ\text{C}$
Operating Temperature Range . . . . .	-55°C to +125°C
Storage Temperature Range . . . . .	-65°C to +150°C
Lead Temperature (Soldering 10sec) . . . . .	+300°C

## 1.5 Thermal Characteristics.

Thermal Resistance  $\theta_{jc} = 35^\circ\text{C/W}$  for D16, Q16 and E20A  
 $\theta_{ja} = 120^\circ\text{C/W}$  for D16, Q16 and E20A

## AD7524 - SPECIFICATIONS

Test	Symbol	Device	Design Limit $T_{min}$ - $T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition <sup>1</sup> $V_{DD} = +15V$	Units
Resolution	RES	-1, 2, 3	8					Bits
Relative Accuracy	RA	-1	1/2	1/2	1/2			$\pm$ LSB max
		-2	1/4	1/2	1/4	1/4		
		-3	1/8	1/2	1/8	1/8		
Gain Error <sup>2</sup>	AE	-1, 2, 3	0.6	0.5	0.6			$\pm$ % FSR max
Gain Tempco	TC <sub>AE</sub>	-1, 2, 3	10				From +25°C to $T_{max}$ to $T_{min}$	$\pm$ ppm/ $^{\circ}$ C max
Power Supply Rejection	PSRR	-1, 2, 3	0.04	0.02	0.04		$\Delta V_{DD} = \pm 10\%$	$\pm$ %/% max
Output Leakage Current								
I <sub>OUT1</sub>	I <sub>OL</sub>	-1, 2, 3	200	50	200		DB0-DB7 = 0V, WR = CS = 0V	$\pm$ nA max
I <sub>OUT2</sub>	I <sub>OL</sub>	-1, 2, 3	200	50	200		DB0-DB7 = $V_{DD}$ , WR = CS = 0V	$\pm$ nA max
Output Current Settling Time	t <sub>SL</sub>	-1, 2, 3	350				To $\pm 1/2$ LSB; R <sub>OUT1</sub> = 100 $\Omega$ C <sub>OUT1</sub> = 13 pF; WR = CS = 0V; DB0-DB7 = 0V to $V_{DD}$ or $V_{DD}$ to 0V	ns max
Feedthrough Error <sup>3</sup>	FT	-1, 2, 3	50				$V_{REF} = +10V$ , 100 kHz Sinewave; DB0-DB7 = 0V; WR = CS = 0V	mV p-p max
Input Resistance (Pin 15)	R <sub>IN</sub>	-1, 2, 3	5	5	5			k $\Omega$ min
			20	20	20			k $\Omega$ max
Digital Input High Voltage	V <sub>IH</sub>	-1, 2, 3	13.5	13.5	13.5			V min
Digital Input Low Voltage	V <sub>IL</sub>	-1, 2, 3	1.5	1.5	1.5			V max
Digital Input Leakage Current	I <sub>IN</sub>	-1, 2, 3	10	1	10		$V_{IN} = 0V$ or $V_{DD}$	$\pm$ $\mu$ A max
Digital Input Capacitance	C <sub>IN</sub>							
DB0-DB7		-1, 2, 3	5					pF max
WR, CS		-1, 2, 3	20					pF max
Output Capacitance	C <sub>OUT1</sub>	-1, 2, 3	120				DB0-DB7 = $V_{DD}$ , WR = CS = 0V	pF max
	C <sub>OUT2</sub>	-1, 2, 3	30					
	C <sub>OUT1</sub>	-1, 2, 3	30				DB0-DB7 = 0V; WR = CS = 0V	pF max
	C <sub>OUT2</sub>	-1, 2, 3	120					
Supply Current	I <sub>DD</sub>	-1, 2, 3	2 500	2 100	2 500		All Digital Inputs = V <sub>IL</sub> or V <sub>IH</sub> All Digital Inputs = 0V or $V_{DD}$	mA max $\mu$ A max
Chip Select to WriteSetup Time <sup>4</sup>	t <sub>CS</sub>	-1, 2, 3	150					ns min
Chip Select to Write Hold Time <sup>4</sup>	t <sub>CH</sub>	-1, 2, 3	0					ns min
Write Pulse Width <sup>4</sup>	t <sub>WR</sub>	-1, 2, 3	150					ns min
Data Setup Time <sup>4</sup>	t <sub>DS</sub>	-1, 2, 3	100					ns min
Data Hold Time <sup>4</sup>	t <sub>DH</sub>	-1, 2, 3	10					ns min

## NOTES

<sup>1</sup> $V_{OUT1} = V_{OUT2} = 0V$ ;  $V_{REF} = +10V$  unless otherwise stated.<sup>2</sup>Measured using internal R<sub>FB</sub> and includes effect of leakage current and gain TC.<sup>3</sup>Feedthrough error can be reduced by connecting the metal lid on the package to ground.<sup>4</sup>Timing per Figure 1.

Table 1.


AD7524

Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2,3	Sub Group 4	Test Condition <sup>1</sup> $V_{DD} = +5V$	Units
Resolution	RES	-1,2,3	8					Bits
Relative Accuracy	RA	-1,2,3	1/2	1/2	1/2			$\pm$ LSB max
Gain Error <sup>2</sup>	AE	-1,2,3	1.4	1.0	1.4			$\pm$ % FSR max
Gain Tempco	TC <sub>AE</sub>	-1,2,3	40				From +25°C to $T_{max}$ to $T_{min}$	$\pm$ ppm/ $^{\circ}$ C max
Power Supply Rejection	PSRR	-1,2,3	0.16	0.08	0.16		$\Delta V_{DD} = \pm 10\%$	$\pm$ %/% max
Output Leakage Current I <sub>OUT1</sub> I <sub>OUT2</sub>	I <sub>OL</sub>	-1,2,3	400	50	400		DB0-DB7 = 0V, WR = CS = 0V	$\pm$ nA max
	I <sub>OL</sub>	-1,2,3	400	50	400		DB0-DB7 = $V_{DD}$ , WR = CS = 0V	$\pm$ nA max
Output Current Settling Time	t <sub>SL</sub>	-1,2,3	500				To $\pm 1/2$ LSB; $R_{OUT1} = 100\Omega$ $C_{OUT1} = 13pF$ ; WR = CS = 0V; DB0-DB7 = 0V to $V_{DD}$ or $V_{DD}$ to 0V	ns max
Feedthrough Error <sup>3</sup>	FT	-1,2,3	50				$V_{REF} = +10V$ , 100kHz Sinewave; DB0-DB7 = 0V; WR = CS = 0V	mV p-p max
Input Resistance (Pin 15)	R <sub>IN</sub>	-1,2,3	5 20	5 20	5 20			k $\Omega$ min k $\Omega$ max
Digital Input High Voltage	V <sub>IH</sub>	-1,2,3	2.4	2.4	2.4			V min
Digital Input Low Voltage	V <sub>IL</sub>	-1,2,3	0.8	0.8	0.8			V max
Digital Input Leakage Current	I <sub>IN</sub>	-1,2,3	10	1	10		$V_{IN} = 0V$ or $V_{DD}$	$\pm$ $\mu$ A max
Digital Input Capacitance DB0-DB7 WR, CS	C <sub>IN</sub>	-1,2,3 -1,2,3	5 20					pF max pF max
Output Capacitance	C <sub>OUT1</sub>	-1,2,3	120				DB0-DB7 = $V_{DD}$ ; WR = CS = 0V	pF max
	C <sub>OUT2</sub>	-1,2,3	30				DB0-DB7 = 0V; WR = CS = 0V	pF max
	C <sub>OUT1</sub>	-1,2,3	30					
	C <sub>OUT2</sub>	-1,2,3	120					
Supply Current	I <sub>DD</sub>	-1,2,3	2 500	2 100	2 500		All Digital Inputs = V <sub>IL</sub> or V <sub>IH</sub> All Digital Inputs = 0V or $V_{DD}$	mA max $\mu$ A max
Chip Select to Write Setup Time <sup>4</sup>	t <sub>CS</sub>	-1,2,3	240					ns min
Chip Select to Write Hold Time <sup>4</sup>	t <sub>CH</sub>	-1,2,3	0					ns min
Write Pulse Width <sup>4</sup>	t <sub>WR</sub>	-1,2,3	240					ns min
Data Setup Time <sup>4</sup>	t <sub>DS</sub>	-1,2,3	170					ns min
Data Hold Time <sup>4</sup>	t <sub>DH</sub>	-1,2,3	10					ns min

## NOTES

<sup>1</sup> $V_{OUT1} = V_{OUT2} = 0V$ ;  $V_{REF} = +10V$  unless otherwise stated.<sup>2</sup>Measured using internal R<sub>FB</sub> and includes effect of leakage current and gain TC.<sup>3</sup>Feedthrough error can be reduced by connecting the metal lid on the package to ground.<sup>4</sup>Timing per Figure 1.


Table 2.

**AD7524****3.2.1 Functional Block Diagram and Terminal Assignments.****3.2.4 Microcircuit Technology Group.**

This microcircuit is covered by technology group (80).

**4.2.1 Life Test/Burn-In Circuit.**


Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



$\overline{CS}$	$\overline{WR}$	MODE	DAC RESPONSE
L	L	Write	DAC responds to data bus (DB0 – DB7) inputs
H	X	Hold	Data bus (DB0 – DB7) is locked out;
X	H	Hold	DAC holds last data present when WR or CS assumed HIGH state.

L = Low State, H = High State, X = Don't Care.

Table 3. Mode Selection Table



NOTES:  
1. All input signal rise and fall times measured from 10% to 90% of V<sub>DD</sub>. V<sub>DD</sub> = +5V, t<sub>r</sub> = t<sub>f</sub> = 20ns; V<sub>DD</sub> = +15V, t<sub>r</sub> = t<sub>f</sub> = 40ns.

2. Timing Measurement Reference level is  $\frac{V_{IH} + V_{IL}}{2}$

3. t<sub>DS</sub> + t<sub>DH</sub> is approximately constant at 145ns min at +25°C, V<sub>DD</sub> = +5V and t<sub>WR</sub> = 170ns min. The AD7524 is specified for a minimum t<sub>DH</sub> of 10ns, however, in applications where t<sub>DH</sub> > 10ns, t<sub>DS</sub> may be reduced accordingly up to the limit t<sub>DS</sub> = 65ns, t<sub>DH</sub> = 80ns.

Figure 1. Write Cycle Timing Diagram