

## CMOS Dual 8-Bit Buffered Multiplying DAC

T-51-09-08 AD7528

**FEATURES** 

On-Chip Latches for Both DACs +5V to +15V Operation DACs Matched to 1% Four Quadrant Multiplication TTL/CMOS Compatible Latch Free (Protection Schottkys not Required)

APPLICATIONS
Digital Control of:
Gain/Attenuation
Filter Parameters
Stereo Audio Circuits
X-Y Graphics

#### **GENERAL DESCRIPTION**

The AD7528 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages.


Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors, including 6800, 8080, 8085, Z80.

The device operates from a +5V to +15V power supply, dissipating only 20mW of power.

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- DAC to DAC matching: since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a DAC A/ DAC B select line has allowed the AD7528 to be packaged in either a small 20-pin DIP, SOIG, PLCC or LCCC.

2

## AD7528 — SPECIFICATIONS (V<sub>REF</sub> A = V<sub>REF</sub> B = +10V; OUT A = OUT B = 0V unless otherwise specified)

Parameter	Version!	V <sub>00</sub> = T <sub>A</sub> = +25℃	+5V	V <sub>DD</sub> = + T <sub>A</sub> = +25°C	ISV T	Units	7 C H (C
<del></del>	***************************************	14- +50	144,144	14=+25-0	Finite Fines	Uses	Test Conditions/Comments T-51-09-0
TATIC PERFORMANCE <sup>2</sup>							1-01-03-0
Resolution	М	8	8	8	8	Bits	
Relative Accuracy	J, A, S	±l	±1	±1	±l	LSB max	This is an Endpoint Linearity Specification
	K,B,T	± 1/4	± 1/2	±%	± 1/2	LSB max	
Differential Nonlinearity	L,C,U	± 1/4	± 1/2	±Υ	± 1/2	LSB max	
Data-thus Romaneurty	All	±l	±1	±1	±1	LSB max	All Grades Guaranteed Monotonic Over Full Operating Temperature Range
Guin Error	J,A,S	±4	±6	±4	±5	LSB max	Measured Using Internal RFB A and RFB B,
	K,B,T	±2	±4	±2	±3	LSBmax	Both DAC Latches Loaded with 11111111.
	L,C,U	±1	±3	±İ	±i	LSB max	Gain Error is Adjustable Using Circuits of Figures 4 and 5.
Gain Temperature Coefficient							· · · · · · · · · · · · · · · · · · ·
AGain/ATemperature	AU	±0.007	±0.007	±0.0035	± 0.0035	%"Cmax	
Output Leakage Current				20.0033	20.0033	A CIME	
OUT A (Pin 2)	ΑH	± 50	± 400	±50	± 200	nA max	DAC Latches Loaded with 00000000
OUT B (Pin 20)	ΑU	±50	±400	±50	± 200	nA max	DITO DELGES DOMES WILLIAM WILLIAM STATE OF THE STATE OF T
Input Resistance (VREF A, VREF B)	All	8	8	8	8	kΩ min	Input Resistance TC = -300ppm/C, Typical
		15	15	15	15	kfimax	Input Resistance is 11kfl
VREY AVVREY B Input Resistance							1p.1.1.1
Match	Ali	±1	±1				
	All .		21	±1	±1	% max	
DIGITAL INPUTS							
Input High Voltage							
V <sub>DI</sub>	All	2.4	2.4	13.5	13.5	V min	•
Input Low Voltage							
V <sub>II.</sub> Input Current	ΑΠ	0.8	0.8	1.5	1.5	V max	•
Input Current							
Input Capacitance	AΠ	±1	± 10	±I	± 10	μ <b>A</b> max	$V_{IN} = 0 \text{ or } V_{DD}$
DB0-DB7	AB					_	
WR, CS, DACA/DACB	All All	10 15	10 15	10	10	pFmax	
	AU .		13	15	15	pF max	<u> </u>
WITCHING CHARACTERISTICS*					-		See Timing Diagram
Chip Select to Write Set Up Time							
la .	All	200	230	60	80	ns min	
Chip Select to Write Hold Time							
CH DAGE to complete doubt and	All	20	30	10	15	ns min	
DAC Select to Write Set Up Time							
DAC Select to Write Hold Time	All	200	230	60	80	ns min	
	4.0						
TAH Data Valid to Write Set Up Time	All	20	30	10	15	as min	
tos	AII	110					
Data Valid to Write Hold Time	VIII	110	130	30	40	ns min	
ton	Ati	0	0	0	0		
Write Pulse Width	1ω	v	v	v	U	ns min	
ten	Afi	180	200	60	80	ns min	
		<del></del>				***************************************	
OWER SUPPLY	Atl	2	2	2	2	mA max	See Figure 3 All Digital Inputs V <sub>IL</sub> or V <sub>IH</sub>
•	ΑIJ	001	500	inn	śm	u A man	All District Courts OV and C

# AC PERFORMANCE CHARACTERISTICS<sup>5</sup>

(Measured Using Recommended P.C. Board Layout (Figure 7) and AD644 as Qutput Amplifiers)

Parameter	$V_{DD} = +5V$ $Version^{1}   T_{A} = +25^{\circ}C   T_{min}, T_{max}$		-5V T <sub>min</sub> , T <sub>mm</sub>	V <sub>DD</sub> = +15V T <sub>A</sub> = +25°C T <sub>min</sub> , T <sub>max</sub>		Units	Test Conditions/Comments	
DCSUPPLY REJECTION (AGAIN/AVDD)	All	0.02	0.04	0.01	0.02	% per % max	∆V <sub>DD</sub> = ±5%	
CURRENT SETTLING TIME <sup>2</sup>	Alt	350	400	180	200	ns max	To 1/2LSB, Out A/Out B load = 100Ω. WR = CS = 0V_DB0-DB7 = 0V to V <sub>DD</sub> or V <sub>DD</sub> to 0V	
PROPAGATION DELAY (From Digital Input to 90% of Final Analog Output Current)	AU	220	270	80	100	ns max	V <sub>XEF</sub> A = V <sub>REF</sub> B = +10V <u>OUT A</u> _OUT B Load = 100Ω C <sub>EXT</sub> = 13pF <del>WR</del> , CS = 0V DB0-DB7 = 0V to V <sub>DD</sub> or V <sub>DD</sub> to 0V	
DIGITAL TO ANALOG GLITCH IMPULSE	Ail	160	-	440	-	nV sec typ	For Code Transition 000000000 to 11111111	
OUTPUT CAPACITANCE COUT A COUT B COUT B COUT B	AU	50 50 120 120	50 50 120 120	50 50 120 120	50 50 120 120	pFmax pFmax pFmax pFmax	DAC Latches Loaded with 00000000 DAC Latches Loaded with 11111111	
AC FEEDTHROUGH <sup>6</sup> V <sub>REF</sub> A to OUT A V <sub>REF</sub> B to OUT B	All	-70 -70	-65 -65	-70 -70	-65 -65	dB max dB max	VREFA, VREFB = 20V p-p Sine Wave  @ 100kHz	
CHANNEL TO CHANNEL ISOLATION  V <sub>REF</sub> A to OUT B	All	-17	-	-17	-	dB typ	Both DAC Latches Loaded with 11111111,  VREFA = 20V p-p Sine Wave @ 100kHz  VREF B = 0V see Figure 6.	
V <sub>REP</sub> B to OUT A		-π	-	~77	-	dB typ	Vacr A = 20V p-p Sine Wave @ 100kHz Vacr A = 0V see Figure 6.	
DIGITAL CROSSTALK	All	30	-	60	-	nV sec typ	Measured for Code Transition 00000000 to 11111111	
HARMONIC DISTORTION	Ali	85	-	-85	-	dB typ	V <sub>IN</sub> = 6V rms@ lkHz	

## ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to AGND
$V_{DD}$ to DGND
AGND to DGND $V_{DD}$ +0.3V
DGND to AGND $V_{DD}$ +0.3V
Digital Input Voltage to DGND $-0.3V$ , $V_{DD} + 0.3V$
$V_{PIN2}$ , $V_{PIN20}$ to AGND $-0.3V$ , $V_{DD}$ +0.3V
$V_{REF}$ A, $V_{REF}$ B to AGND
$V_{RFB}$ A, $V_{RFB}$ B to AGND
Power Dissipation (Any Package) to +75°C 450mW
Derates above +75°C by
Operating Temperature Range
Commercial (J, K, L) Grades40°C to +85°C
Industrial (A, B, C) Grades40°C to +85°C
Extended (S, T, U) Grades55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 secs.) +300°C

#### CAUTION:

- 1. ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- 2. Do not insert this device into powered sockets. Remove power before insertion or removal.

#### **TERMINOLOGY**

#### Relative Accuracy:

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

#### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy	Gain Error	Package Option <sup>3</sup>
AD7528JN	-40°C to +85°C	± 1LSB	±4LSB	N-20
AD7528KN	-40°C to +85°C	± 1/2LSB	±2LSB	N-20
AD7528LN	-40°C to +85°C	± 1/2LSB	±1LSB	N-20
AD7528JP	-40°C to +85°C	± 1LSB	±4LSB	P-20A
AD7528KP	-40°C to +85°C	± 1/2LSB	±2LSB	P-20A
AD7528LP	-40°C to +85°C	± 1/2LSB	± ILSB	P-20A
AD7528JR	-40°C to +85°C	±1LSB	±4LSB	R-20
AD7528KR	-40°C to +85°C	± 1/2LSB	±2LSB	R-20
AD7528LR	-40°C to +85°C	± 1/2LSB	± 1LSB	R-20
AD7528AQ	-40°C to +85°C	±1LSB	±4LSB	O-20
AD7528BQ	-40°C to +85°C	±1/2LSB	±2LSB	Q-20
AD7528CQ	-40°C to +85°C	± 1/2LSB	±1LSB	O-20
AD7528SQ	-55°C to +125°C	±1LSB	±4LSB	O-20
AD7528TQ	-55°C to +125°C	± 1/2LSB	±2LSB	0-20
AD7528UQ	-55°C to +125°C	± 1/2LSB	±1LSB	Q-20
AD7528SE	-55°C to +125°C	±1LSB	±4LSB	E-20A
AD7528TE	-55°C to +125°C	± 1/2LSB	±2LSB	E-20A
AD7528UE	-55°C to +125°C	± 1/2LSB	±1LSB	E-20A
		1.		i

NOTES

'Analog Devices reserves the right to ship side-brazed ceramic in lieu of cerdip. Parts will be marked with cerdip designator "Q."

'Processing to MILSTD-883C, Class B is available. To order, add suffix "/883B" to part number. For further information, see Analog Devices '1990 Millitary Products Databook.

'E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier;

On Control of the Part of the Control of the Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information secti

#### Differential Nonlinearity:

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ±1LSB max over the operating temperature range ensures monotonicity.

#### Gain Error:

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the AD7528, ideal maximum output is VREF - 1LSB. Gain error of both DACs is adjustable to zero with external resistance.

#### **Output Capacitance:**

Capacitance from OUT A or OUT B to AGND.

#### Digital to Analog Glitch Impulse:

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with VREF A, VREF B = AGND.

#### Propagation Delay:

This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.


#### Channel-to-Channel Isolation:

The proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

#### Digital Crosstalk:

The glitch energy transferred to the output of one converter due to a change in digital input code to the other converter. Specified in nV secs.

#### PIN CONFIGURATIONS



DIGITAL-TO-ANALOG CONVERTERS 2-417

## T-51-09-08

### INTERFACE LOGIC INFORMATION

#### **DAC** Selection:

Both DAC latches share a common 8-bit input port. The control input DAC A /DAC B selects which DAC can accept data from the input port.

#### Mode Selection:

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operating mode of the selected DAC. See Mode Selection Table below.

#### Write Mode:

When  $\overline{CS}$  and  $\overline{WR}$  are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7.

#### Hold Mode:


The selected DAC latch retains the data which was present on DB0-DB7 just prior to  $\overline{CS}$  or  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DACA/ DACB	CS CS	WR	DACA	DACB
L	L	L,	WRITE	HOLD
H	L '	L	HOLD	WRITE
x	H	X :	HOLD	HOLD
X	X .	H	HOLD	HOLD

L = Low State H = High State X = Don't Care

Mode Selection Table

#### WRITE CYCLE TIMING DIAGRAM



### CIRCUIT INFORMATION-D/A SECTION

The AD7528 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N-channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted R-2R ladder structure is used, that is, binary weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.




Figure 1. Simplified Functional Circuit for DAC A

#### 2-418 DIGITAL-TO-ANALOG CONVERTERS

## **EQUIVALENT CIRCUIT ANALYSIS**

Figure 2 shows an approximate equivalent circuit for one of the AD7528's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.

The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every  $10^{\circ}C$ . The resistor  $R_{O}$  as shown in Figure 2 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from 0.8R to 2R. R is typically  $11k\Omega$ .  $C_{OUT}$  is the capacitance due to the N-channel switches and varies from about 50pF to 120pF depending upon the digital input.  $g(V_{REF}\,A,\,N)$  is the Thevenin equivalent voltage generator due to the reference input voltage  $V_{REF}\,A$  and the transfer function of the R-2R ladder.




Figure 2. Equivalent Analog Output Circuit of DAC A

For further information on CMOS multiplying D/A converters refer to "Appplication Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479-15-8/78.

## CIRCUIT INFORMATION-DIGITAL SECTION

The input buffers are simple CMOS inverters designed such that when the AD7528 is operated with  $V_{\rm DD}=5V$ , the buffer converts TTL input levels (2.4V and 0.8V) into CMOS logic levels. When  $V_{\rm IN}$  is in the region of 2.0 volts to 3.5 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( $V_{\rm DD}$  and DGND) as is practically possible.

The AD7528 may be operated with any supply voltage in the range  $5 \le V_{\rm DD} \le 15$  volts. With  $V_{\rm DD} = +15 V$  the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.





Figure 3. Typical Plots of Supply Current,  $I_{DD}$  vs. Logic Input Voltage  $V_{IN}$ , for  $V_{DD} = +5V$  and +15V

## **Applying the AD7528**



T-51-09-08

NOTES:

'ARI, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED
SEE TABLE 3 FOR RECOMMENDED VALUES,
'C1, C2 PHASE COMPENSATION (10pf-15pf) IS REQUIRED WHEN
USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR
OSCILLATION

2

Figure 4. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table I.




Figure 5. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.

DAC Latch Contents MSB LSB	Analog Output (DAC A or DAC B)		
11111111	$-V_{1N}\left(\frac{255}{256}\right)$		
10000001	$-V_{IN}\left(\frac{129}{256}\right)$		
10000000	$-V_{1N}\left(\frac{128}{256}\right) = -\frac{V_{1N}}{2}$		
01111111	$-V_{IN}\left(\frac{127}{256}\right)$		
00000001	$-V_{1N}\left(\frac{1}{256}\right)$		
00000000	$-V_{IN}\left(\frac{0}{256}\right)=0$		

Note: ILSB =  $(2^{-6}\chi V_{IN}) = \frac{1}{256}(V_{IN})$ .

Table I. Unipolar Binary Code Table

DAC Latch Contents MSB LSB	Analog Output (DACA or DACB)
1111111	$+V_{IN}\left(\frac{127}{128}\right)$
10000001	$+V_{IN}\left(\frac{1}{128}\right)$
10000000	0
0111111	$-V_{1N}\left(\frac{1}{128}\right)$
00000001	$-V_{IN}\left(\frac{127}{128}\right)$
0000000	$-V_{IN}\left(\frac{128}{128}\right)$

Note:  $1LSB = (2^{-7})(V_{IN}) = \frac{1}{128}(V_{IN})$ 

Table II. Bipolar (Offset Binary) Code Table

Trim Resistor	J/A/S	K/B/T	L/C/U
R1;R3	lk	500	200
R2;R4	330	150	82

Table III. Recommended Trim Resistor Values vs. Grade

## AD7528

## **APPLICATIONS INFORMATION Application Hints**

To ensure system performance consistent with AD7528 specifications, careful attention must be given to the following points:

- GENERAL GROUND MANAGEMENT: AC or transient voltages between the AD7528 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7528. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected in inverse parallel between the AD7528 AGND and DGND pins (1N914 or equivalent).
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output which depends on V<sub>OS</sub> (V<sub>OS</sub> is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier V<sub>OS</sub> be no greater than 10% of 1LSB over the temperature range of interest.
- 3. HIGH FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

#### DYNAMIC PERFORMANCE

The dynamic performance of the two DACs in the AD7528 will depend upon the gain and phase characteristics of the output amplifiers together with the optimum choice of the PC board layout and decoupling components. Figure 6 shows the relationship between input frequency and channel to channel isolation. Figure 7 shows a printed circuit layout for the AD7528 and the AD644 dual op-amp which minimizes feedthrough and crosstalk.




Figure 6. Channel to Channel Isolation




Figure 7. Suggested P.C. Board Layout for AD7528 with AD644 Dual Op-Amp

2-420 DIGITAL-TO-ANALOG CONVERTERS

## T-51-09-08

#### SINGLE SUPPLY APPLICATIONS

The AD7528 DAC R-2R ladder termination resistors are connected to AGND within the device. This arrangement is particularly convenient for single supply operation because AGND may be biased at any voltage between DGND and V<sub>DD</sub>. Figure 8 shows a circuit which provides two +5V to +8V analog outputs by biasing AGND +5V up from DGND. The two DAC reference inputs are tied together and a reference input voltage is obtained without a buffer amplifier by making use of the constant and matched impedances of the DAC A and DAC B reference inputs. Current flows through the two DAC R-2R ladders into R1 and R1 is adjusted until the V<sub>REF</sub> A and V<sub>REF</sub> B inputs are at +2V. The two analog output voltages range from +5V to +8V for DAC codes 00000000 to 111111111.




Figure 8. AD7528 Single Supply Operation

Figure 9 shows DAC A of the AD7528 connected in a positive reference, voltage switching mode. This configuration is useful in that  $V_{\rm OUT}$  is the same polarity as  $V_{\rm IN}$  allowing single supply operation. However, to retain specified linearity,  $V_{\rm IN}$  must be in the range 0 to +2.5V and the output buffered or loaded with a high impedance, see Figure 10. Note that the input voltage is connected to the DAC OUT A and the output voltage is taken from the DAC  $V_{\rm REF}$  A pin.




Figure 9. AD7528 in Single Supply, Voltage Switching Mode




Figure 10. Typical AD7528 Performance in Single Supply Voltage Switching Mode (K/B/T, L/C/U Grades)

## AD7528

#### MICROPROCESSOR INTERFACE




Figure 11. AD7528 Dual DAC to 6800 CPU Interface

### PROGRAMMABLE WINDOW COMPARATOR





Figure 13. Digitally Programmable Window Comparator (Upper and Lower Limit Detector)

## T-51-09-08



NOTE: SOSS INSTRUCTION SHLD (STORE H & L DIRECT) CAN UPDATE SOTH DACS WITH DATA FROM H AND L REGISTERS

Figure 12. AD7528 Dual DAC to 8085 CPU Interface

In the circuit of Figure 13 the AD7528 is used to implement a programmable window comparator. DACs A and B are loaded with the required upper and lower voltage limits for the test, respectively. If the test input is not within the programmed limits, the pass/fail output will indicate a fail (logic zero).

## PROGRAMMABLE STATE VARIABLE FILTER




Figure 14. Digitally Controlled State Variable Filter

#### CIRCUIT EQUATIONS

$$C_{1} = C_{2}, R_{1} = R_{2}, R_{4} = R_{5}$$

$$f_{C} = \frac{1}{2\pi R_{1} C_{1}}$$

$$Q = \frac{R_{3}}{R_{4}} \cdot \frac{R_{F}}{R_{FBB1}}$$

$$A_{O} = -\frac{R_{F}}{R_{S}}$$

Note:

DAC equivalent resistance equals 256 × (DAC Ladder resistance) DAG Digital Code

In this state variable or universal filter configuration (Figure 14) DACs A1 and B1 control the gain and Q of the filter characteristic while DACs A2 and B2 control the cut-off frequency, fc. DACs A2 and B2 must track accurately for the simple expression for fc to hold. This is readily accomplished by the AD7528. Op amps are 2 × AD644. C3 compensates for the effects of op amp gain-bandwidth limitations.

The filter provides low pass, high pass and band pass outputs and is ideally suited for applications where microprocessor control of filter parameters is required, e.g., equalizer, tone controls,

Programmable range for component values shown is fc = 0 to 15kHz and Q = 0.3 to 4.5.


REV. A

DIGITAL-TO-ANALOG CONVERTERS 2-421

AD7528

T-51-09-08

## DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR



In this configuration the AD7528 functions as a 2-channel digitally controlled attenuator. Ideal for stereo audio and telephone signal level control applications. Table IV gives input codes vs. attenuation for a 0 to 15.5dB range.

Input Code = 256 × 10 exp 
$$\left(-\frac{\text{Attenuation, dB}}{20}\right)$$

Figure 15. Digitally Controlled Dual Telephone Attenuator

Attn. dB	DAC Input Code	Code In Decimal	Attn. &B	DAC Input Code	Code In Decimal
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

Table IV. Attenuation vs. DAC A, DAC B Code for the Circuit of Figure 15

For futher applications information the reader is referred to Analog Devices Application Note on the AD7528,