

MAXIM**CMOS Dual 8-Bit Buffered Multiplying DACs****General Description**

The AD7528/AD7628 contains two 8-bit multiplying digital-to-analog converters (DACs). Separate on-chip latches hold the input data for each DAC to allow easy interface to microprocessors. The data load operation is similar to a static RAM write cycle. Data is loaded using only CS, WR, and DAC Select (DAC A/DAC B) inputs.

Each DAC has a separate reference input and internal feedback resistor which allow fully independent operation while maintaining excellent DAC-to-DAC matching.

The AD7528 operates from a single +5V to +15V power supply whereas the AD7628 operates from +12V to +15V. The AD7528 has TTL compatible inputs at +5V supply only and the AD7628 has TTL compatible inputs from +12V to +15V supplies.

The AD7528/AD7628 is supplied in 20-lead narrow DIP and Small Outline Packages.

Applications

Programmable Attenuators

Digitally Controlled Filters

X-Y Graphics

Motion Control Systems

Digital-to-Synchro Conversion

Disk Drives

T-51-09-08

Features

- ◆ Data Latches For Both DACs
- ◆ AD7528—+5V to +15V Single Supply Operation
- ◆ AD7628—+12V to +15V Single Supply Operation With TTL/CMOS Compatible Inputs
- ◆ $\pm\frac{1}{2}$ LSB Linearity
- ◆ Microprocessor Compatible
- ◆ Four-Quadrant Multiplication
- ◆ DACs Matched to 1%

Ordering Information



PART	TEMP. RANGE	PACKAGE*	ERROR
AD7528JN	0°C to +70°C	Plastic DIP	± 1 LSB
AD7528KN	0°C to +70°C	Plastic DIP	$\pm \frac{1}{2}$ LSB
AD7528LN	0°C to +70°C	Plastic DIP	$\pm \frac{1}{2}$ LSB
AD7528JCWP	0°C to +70°C	Small Outline	± 1 LSB
AD7528KCWP	0°C to +70°C	Small Outline	$\pm \frac{1}{2}$ LSB
AD7528LCWP	0°C to +70°C	Small Outline	$\pm \frac{1}{2}$ LSB
AD7528JC/D	0°C to +70°C	Dice	± 1 LSB
AD7528AQ	-25°C to +85°C	CERDIP**	± 1 LSB
AD7528BQ	-25°C to +85°C	CERDIP**	$\pm \frac{1}{2}$ LSB
AD7528CQ	-25°C to +85°C	CERDIP**	$\pm \frac{1}{2}$ LSB

AD7528/AD7628

2

* All devices — 20 lead packages
 ** Maxim reserves the right to ship Ceramic packages in lieu of CERDIP packages

Ordering Information continued on last page.

Functional Diagram**Pin Configuration****MAXIM**

MAXIM is a registered trademark of Maxim Integrated Products.

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs

AD7528/AD7628

ABSOLUTE MAXIMUM RATINGS—AD7528, AD7628

V_{DD} to AGND	0V, +17V	Operating Temperature Ranges
V_{DD} to DGND	0V, +17V	AD7528JN, KN, LN, JCWP,
AGND to DGND	V_{DD}	KCWP, LCWP; AD7628KN, KCWP
DGND to AGND	V_{DD}	0°C to +70°C
Digital Input Voltage to DGND	-0.3V, V_{DD}	AD7528AQ, BQ, CQ; AD7628BQ
Pin 2, Pin 20 to AGND	-0.3V, V_{DD}	-25°C to +85°C
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	AD7528SD, SQ, TD, TQ;
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	UD, UQ; AD7628TQ
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	-55°C to +125°C
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	Storage Temperature Range
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	-65°C to +160°C
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	Power Dissipation (any Package) to +75°C
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	450mW
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	Derate Above +75°C by
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	6 mW/°C
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	Lead Temperature (Soldering 10 seconds)
V_{REFA}, V_{REFB} to AGND	$\pm 25V$	+300°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the devices. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—AD7528, +5V Operation(V_{DD} = +5V; V_{REF} = +10V; V_{OUTA} = V_{OUTB} = 0V; T_A = T_{MIN} to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)						
Resolution			8			Bits
Relative Accuracy	INL	J,A,S K,B,T L,C,U		±1 ±1/2 ±1/2		LSB
Differential Non-Linearity	DNL	All Grades Guaranteed Monotonic Over Temp.		±1		LSB
Gain Error (Note 2)		J,A,S $T_A = 25^\circ\text{C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		±4 ±6		LSB
		K,B,T $T_A = 25^\circ\text{C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		±2 ±4		
		L,C,U $T_A = 25^\circ\text{C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		±1 ±3		
Gain Temp. Coefficient (Note 2, 3)				±2	±70	ppm/°C
Supply Rejection (Note 4)	PSR	$\Delta V_{DD} = \pm 5\%$	$T_A = 25^\circ\text{C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$	0.001 0.001	0.02 0.04	%FSR/%
Output Leakage Current (OUTA)		DAC A is 00000000	$T_A = 25^\circ\text{C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		±50 ±400	nA
Output Leakage Current (OUTB)		DAC B is 00000000	$T_A = 25^\circ\text{C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		±50 ±400	nA
REFERENCE INPUT						
R _{IN} (V _{REFA} , V _{REFB})			8	10	15	kΩ
V _{REFA} , V _{REFB} Input Resistance Match				±1		%
DYNAMIC PERFORMANCE (Note 4)						
Output Current Settling-Time to 1/2 LSB		DB0-DB7 = 0V to V _{DD} to 0V WR = CS = 0V OUTA = OUTB Load = 100Ω, C _{EXT} = 13pF;	$T_A = 25^\circ\text{C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		350 400	ns

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs**ELECTRICAL CHARACTERISTICS—AD7528, +5V Operation (Continued)**(V_{DD} = +5V, V_{REF} = +10V; V_{OUTA} = V_{OUTB} = 0V; T_A = T_{MIN} to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (Note 4) (Continued)						
Propagation Delay (from digital input to 90% of final analog output current)		DB0-DB7 = 0V to V _{DD} to 0V WR = CS = 0V OUTA = OUTB T _A = 25°C T _A = T _{MIN} to T _{MAX} Load = 100Ω, C _{EXT} = 13pF;		220	270	ns
Digital to Analog Glitch Impulse		For code transition 00000000 to 11111111	60			nV-sec
AC Feedthrough (V _{REF} A to OUTA)		V _{REF} A = ±10V 100kHz Sinewave V _{REF} B = 0V	T _A = 25°C T _A = T _{MIN} to T _{MAX}	-70	-65	dB
AC Feedthrough (V _{REF} B to OUTB)		V _{REF} B = ±10V 100kHz Sinewave V _{REF} A = 0V	T _A = 25°C T _A = T _{MIN} to T _{MAX}	-70	-65	dB
Channel to Channel Isolation (V _{REF} A to OUTB)		V _{REF} A = ±10V 100kHz Sinewave V _{REF} B = 0V, both DACs loaded with 11111111		-90		dB
Channel to Channel Isolation (V _{REF} B to OUTA)		V _{REF} B = ±10V 100kHz Sinewave V _{REF} A = 0V, both DACs loaded with 11111111		-90		dB
Digital Crosstalk		Measured with code transition 0 to FS	30			nV-sec
Harmonic Distortion	THD	V _{IN} = 6V rms @ 1kHz		-85		dB
ANALOG OUTPUTS (Note 4)						
OUTA Capacitance	C _{OUTA}	DAC latches loaded with 00000000 DAC latches loaded with 11111111		50	120	pF
OUTB Capacitance	C _{OUTB}	DAC latches loaded with 00000000 DAC latches loaded with 11111111		50	120	pF
DIGITAL INPUTS						
Input High Voltage	V _{IH}		2.4			V
Input Low Voltage	V _{IL}			0.8		V
Input Current	I _{IN}	T _A = 25°C T _A = T _{MIN} to T _{MAX}		±1	±10	μA
Input Capacitance (Note 4)	C _{IN}	DB0-DB7 WR, CS, DAC A/DAC B		10	15	pF
POWER REQUIREMENTS						
Supply Current	I _{DD}	Digital inputs V _{IL} or V _{IH} T _A = 25°C T _A = T _{MIN} to T _{MAX}		1	1	mA
		Digital inputs 0V or V _{DD} T _A = 25°C T _A = T _{MIN} to T _{MAX}		100	500	μA
SWITCHING CHARACTERISTICS (Note 4) (See Timing Diagram)						
Chip Select to Write Setup Time	t _{CS}	T _A = 25°C T _A = T _{MIN} to T _{MAX}	200	230		ns
Chip Select to Write Hold Time	t _{CH}	T _A = 25°C T _A = T _{MIN} to T _{MAX}	20	30		ns

Note 1: Specifications apply to both DACs in AD7528.

Note 2: Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V_{REF}.

Note 3: Guaranteed, but not tested.

Note 4: These characteristics are for design guidance only and are not subject to test.

AD7528/AD7628

2

MAXIM

2-51

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs

AD7528/AD7628

ELECTRICAL CHARACTERISTICS—AD7528, +5V Operation (Continued)
($V_{DD} = +5V$; $V_{REF} = +10V$; $V_{OUTA} = V_{OUTB} = 0V$; $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTICS (Note 4) (See Timing Diagram) (Continued)						
DAC Select to Write Setup Time	t_{AS}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	200 230			ns
DAC Select to Write Hold Time	t_{AH}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	20 30			ns
Write Pulse Width	t_{WR}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	180 200			ns
Data Setup Time	t_{DS}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	110 130			ns
Data Hold Time	t_{DH}		0			ns

ELECTRICAL CHARACTERISTICS—AD7528, +15V Operation
($V_{DD} = +15V$; $V_{REF} = +10V$; $V_{OUTA} = V_{OUTB} = 0V$; $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)						
Resolution			8			Bits
Relative Accuracy	INL	J,A,S K,B,T L,C,U		± 1 $\pm 1/2$ $\pm 1/2$		LSB
Differential Non-Linearity	DNL	Guaranteed Monotonic Over Temp.		± 1		LSB
Gain Error (Note 2)		J,A,S $T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		± 4 ± 5		LSB
		K,B,T $T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		± 2 ± 3		
		L,C,U $T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		± 1 ± 1		
Gain Temp. Coefficient (Note 2, 3)				± 2	± 35	ppm/ $^\circ C$
Supply Rejection (Note 4)	PSR	$\Delta V_{DD} = \pm 5\%$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	0.001 0.001	0.01 0.02	%FSR/%
Output Leakage Current (OUTA)		DAC A is 00000000	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		± 50 ± 200	nA
Output Leakage Current (OUTB)		DAC B is 00000000	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		± 50 ± 200	nA
REFERENCE INPUT						
R_{IN} (V_{REFA} , V_{REFB})			8	10	15	k Ω
V_{REFA} , V_{REFB} Input Resistance Match				± 1		%
DYNAMIC PERFORMANCE (Note 4)						
Output Current Settling-Time to 1/2 LSB		DB0-DB7 = 0V to V_{DD} to 0V $WR = CS = 0V$ OUTA = OUTB Load = 100 Ω , $C_{EXT} = 13pF$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		180 200	ns

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs**AD7528/AD7628**

2

ELECTRICAL CHARACTERISTICS—AD7528, +15V Operation (Continued)(V_{DD} = +15V; V_{REF} = +10V; V_{OUTA} = V_{OUTB} = 0V; T_A = T_{MIN} to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (Note 4) (Continued)						
Propagation Delay (from digital input to 90% of final analog output current)		DB0-DB7 = 0V to V _{DD} to 0V WR = CS = 0V OUTA = OUTB Load = 100Ω, C _{EXT} = 13pF; T _A = 25°C T _A = T _{MIN} to T _{MAX}		80	100	ns
Digital to Analog Glitch Impulse		For code transition 00000000 to 11111111		125		nV-sec
AC Feedthrough (V _{REF} A to OUTA)		V _{REF} A = ±10V 100kHz Sinewave V _{REF} B = 0V		-70	-65	dB
AC Feedthrough (V _{REF} B to OUTB)		V _{REF} B = ±10V 100kHz Sinewave V _{REF} A = 0V		-70	-65	dB
Channel to Channel Isolation (V _{REF} A to OUTB)		V _{REF} A = ±10V 100kHz Sinewave V _{REF} B = 0V, both DACs loaded with 11111111		-90		dB
Channel to Channel Isolation (V _{REF} B to OUTA)		V _{REF} B = ±10V 100kHz Sinewave V _{REF} A = 0V, both DACs loaded with 11111111		-90		dB
Digital Crosstalk		Measured with code transition 0 to FS		60		nV-sec
Harmonic Distortion	THD	V _{IN} = 6V rms @ 1kHz		-85		dB
ANALOG OUTPUTS (Note 4)						
OUTA Capacitance	C _{OUTA}	DAC latches loaded with 00000000 DAC latches loaded with 11111111		50	120	pF
OUTB Capacitance	C _{OUTB}	DAC latches loaded with 00000000 DAC latches loaded with 11111111		50	120	pF
DIGITAL INPUTS						
Input High Voltage	V _{IH}		13.5			V
Input Low Voltage	V _{IL}			1.5		V
Input Current	I _{IN}	T _A = 25°C T _A = T _{MIN} to T _{MAX}		±1	±10	μA
Input Capacitance (Note 4)	C _{IN}	DB0-DB7 WR, CS, DAC A/DAC B		10	15	pF
POWER REQUIREMENTS						
Supply Current	I _{DD}	Digital inputs V _{IL} or V _{IH} T _A = 25°C T _A = T _{MIN} to T _{MAX}		1	1	mA
		Digital inputs 0V or V _{DD} T _A = 25°C T _A = T _{MIN} to T _{MAX}		100	500	μA
SWITCHING CHARACTERISTICS (Note 4) (See Timing Diagram)						
Chip Select to Write Setup Time	t _{CS}	T _A = 25°C T _A = T _{MIN} to T _{MAX}	60	80		ns
Chip Select to Write Hold Time	t _{CH}	T _A = 25°C T _A = T _{MIN} to T _{MAX}	10	15		ns

Note 1: Specifications apply to both DACs in AD7528.

Note 2: Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V_{REF}.

Note 3: Guaranteed, but not tested.

Note 4: These characteristics are for design guidance only and are not subject to test.

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs**ELECTRICAL CHARACTERISTICS—AD7528, +15V Operation (Continued)**
($V_{DD} = +15V$; $V_{REF} = +10V$; $V_{OUTA} = V_{OUTB} = 0V$; $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTICS (Note 4) (See Timing Diagram) (Continued)						
DAC Select to Write Setup Time	t_{AS}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	60	80		ns
DAC Select to Write Hold Time	t_{AH}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	10	15		ns
Write Pulse Width	t_{WR}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	60	80		ns
Data Setup Time	t_{DS}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	30	40		ns
Data Hold Time	t_{DH}		0			ns

ELECTRICAL CHARACTERISTICS—AD7628, +12V to +15V Operation
($V_{DD} = +10.8V$ to $+15.75V$; $V_{REF} = +10V$; $V_{OUTA} = V_{OUTB} = 0V$; $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)						
Resolution			8			Bits
Relative Accuracy	INL			±1/2		LSB
Differential Non-Linearity	DNL	Guaranteed Monotonic Over Temp.		±1		LSB
Gain Error (Note 2)		$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		±2	±3	LSB
Gain Temp. Coefficient (Note 2, 3)				±2	±35	ppm/°C
Supply Rejection (Note 4)	PSR	$\Delta V_{DD} = \pm 5\%$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	0.001 0.001	0.01 0.02	%FSR/%
Output Leakage Current (OUTA)		DAC A is 00000000	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		±50 ±200	nA
Output Leakage Current (OUTB)		DAC B is 00000000	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		±50 ±200	nA
REFERENCE INPUT						
R_{IN} (V_{REFA} , V_{REFB})			8	10	15	kΩ
V_{REFA} , V_{REFB} Input Resistance Match				±1		%
DYNAMIC PERFORMANCE (Note 4)						
Output Current Settling-Time to 1/2 LSB		DB0-DB7 = 0V to +5V to 0V WR = CS = 0V OUTA = OUTB Load = 100Ω, $C_{EXT} = 13pF$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		350 400	ns
Digital to Analog Glitch Impulse		For code transition 00000000 to 11111111		125		nV-sec
AC Feedthrough (V_{REFA} to OUTA)	/	$V_{REFA} = \pm 10V$ 100kHz Sinewave $V_{REFB} = 0V$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		-70 -65	dB

Note 1: Specifications apply to both DACs in AD7628.

Note 2: Gain error is measured using internal feedback resistor. Full-Scale Range (FSR) = V_{REF} .

Note 3: Guaranteed, but not tested.

Note 4: These characteristics are for design guidance only and are not subject to test.

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs**ELECTRICAL CHARACTERISTICS—AD7628, +12V to +15V Operation (Continued)**
($V_{DD} = +10.8V$ to $+15.75V$, $V_{REF} = +10V$; $V_{OUTA} = V_{OUTB} = 0V$; $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (Note 4) (Continued)						
AC Feedthrough (V_{REFB} to OUTB)		$V_{REFB} = \pm 10V$ 100kHz Sinewave $V_{REFB} = 0V$	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	-70	-65	dB
Channel to Channel Isolation (V_{REFA} to OUTB)		$V_{REFA} = \pm 10V$ 100kHz Sinewave $V_{REFB} = 0V$, both DACs loaded with 11111111		-90		dB
Channel to Channel Isolation (V_{REFB} to OUTA)		$V_{REFB} = \pm 10V$ 100kHz Sinewave $V_{REFB} = 0V$, both DACs loaded with 11111111		-90		dB
Digital Crosstalk		Measured with code transition 0 to FS		60		nV-sec
Harmonic Distortion	THD	$V_{IN} = 6V$ rms @ 1kHz		-85		dB
ANALOG OUTPUTS (Note 4)						
OUTA Capacitance	C_{OUTA}	DAC latches loaded with 00000000 DAC latches loaded with 11111111		25	60	pF
OUTB Capacitance	C_{OUTB}	DAC latches loaded with 00000000 DAC latches loaded with 11111111		25	60	pF
DIGITAL INPUTS						
Input High Voltage	V_{IH}		2.4			V
Input Low Voltage	V_{IL}			0.8		V
Input Current	I_{IN}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}		± 1	± 10	μA
Input Capacitance (Note 4)	C_{IN}	DB0-DB7 WR, CS, DAC A/DAC B		10	15	pF
POWER REQUIREMENTS						
Supply Current	I_{DD}	Digital inputs V_{IL} or V_{IH}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}	2	2	mA
		Digital inputs 0V or V_{DD}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX}	100	500	μA
SWITCHING CHARACTERISTICS (Note 4) (See Timing Diagram)						
Chip Select to Write Setup Time	t_{CS}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}	K,B T	160 160 210		ns
Chip Select to Write Hold Time	t_{CH}			10		ns
DAC Select to Write Setup Time	t_{AS}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}	K,B T	160 160 210		ns
DAC Select to Write Hold Time	t_{AH}			10		ns
Write Pulse Width	t_{WR}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}	K,B T	150 170 210		ns
Data Setup Time	t_{DS}	$T_A = 25^\circ C$ $T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}	K,B T	160 160 210		ns
Data Hold Time	t_{DH}			10		ns

AD7528/AD7628

2

CMOS Dual 8-Bit Buffered Multiplying DACs

Interface Logic Information

DAC Selection

Both DAC latches share a common 8-Bit input port. The control input DAC A/DAC B selects which DAC will accept data from the input port.

Mode Selection

The inputs CS and WR control the operating mode of the selected DAC. See Mode Selection Table.

Mode Selection Table

DAC A/DAC B	CS	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD

L = Low state, H = High state, X = Don't care


Write Mode

When CS and WR are both low, the selected DAC is in the write mode. The input latches of the selected DAC are transparent and its analog output responds to the data on the data bit lines DB0-DB7.

Hold Mode

The selected DAC latch retains the data that was present on DB0-DB7 just prior to CS or WR assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

Write Cycle Timing Diagram



Detailed Description

The AD7528/AD7628 contains two identical 8-Bit multiplying digital-to-analog converters (DAC). Each DAC circuit consists of a thin-film R-2R resistor array with CMOS current steering switches. Figure 1 shows a simplified schematic of the DAC. The inverted R-2R ladder divides the voltage or current reference in a binary manner among the eight steering switches. The magnitude of the current appearing at the OUT terminal depends on the number of switches selected, and therefore the output is an analog representation of the digital input. The DAC OUT and analog ground terminals must be maintained at the same potential for proper operation.




Figure 1. Simplified DAC Schematic

Equivalent-Circuit Analysis

The DAC equivalent-circuit, typical of both DACs, is shown in figure 2. Each DAC shares the analog ground pin 1. When all the digital inputs are high, 255/256 of the reference current flows to OUT A. A small junction leakage current ($I_{LEAKAGE}$), which doubles every 10°C, also flows to the output. The R-2R ladder termination resistor generates a constant 1/256 current which represents 1 LSB of the reference current, I_{REF} . C_{OUT} is the parallel combination of the capacitance associated with the individual NMOS current steering switches. The value of output capacitance is input code dependent and lies in the range 20pF to 30pF. The equivalent output resistance, R_O , also varies with input code in the range 0.8R to 3R, where R is the nominal ladder resistance.




Figure 2. DAC Equivalent Circuit. All Digital Inputs High

MAXIM

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs**Circuit Information—Digital Section**

The AD7528's digital inputs are TTL compatible when operated with a V_{DD} of +5V ($V_{IH} = 2.4V$, $V_{IL} = 0.8V$). Internal level shifters convert from TTL to CMOS logic levels. When V_{IN} is in the region of 1.0 to 3.5 volts, the input buffers operate in their linear region and the quiescent current increases as indicated by the graph in figure 3. Therefore to minimize supply current it is recommended that the digital inputs be as close to the supply rails as possible (V_{DD} and DGND).

The AD7528 may be operated with any supply voltage in the range $5V < V_{DD} < 15V$. With $V_{DD} = +15V$, the input logic levels are CMOS compatible only, i.e. 1.5V and 13.5V.

The AD7628's digital inputs are TTL and CMOS compatible with any supply voltage in the range of +12V to +15V.




Figure 3. Typical Plots of Supply Current, I_{DD} vs. Logic Input Voltage V_{IN} for $V_{DD} = +5V$ and $+15V$

AD7528/AD7628




Figure 4. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication)

T-51-09-08

CMOS Dual 8-Bit Buffered Multiplying DACs

Applications Information

To ensure system performance consistent with the AD7528/AD7628 specifications, careful attention must be given to the following points:

1. General Ground Management:

AC or transient voltages between the AD7528/AD7628 AGND and DGND can cause noise injection into the analog output. Therefore, whenever possible, the analog and digital ground pins should be tied together at the AD7528/AD7628.

2. Output Amplifier Offset:

CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The result is a code-dependent differential nonlinearity term at the amplifier output which depends on the amplifier's offset voltage, V_{os} . The offset dependent nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier offset voltage should be no more than 1/10 LSB over the operating temperature range.

3. High Frequency Considerations:

The combination of DAC output capacitance and the amplifier's feedback resistance adds a pole to the open-loop response which can cause ringing or oscillation in severe cases. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

4. Dynamic Performance:

The dynamic performance of the two DACs in the AD7528/AD7628 depends on the gain and phase




Figure 5. AD7528/AD7628 Single Supply Operation

2-58

characteristics of the output amplifiers, together with the stray capacitance contributed by the PC layout, and the power supply decoupling components. A $0.1\mu F$ decoupling capacitor is recommended between V_{DD} and DGND.

5. Circuit Layout Suggestions:

Analog and digital ground traces should be routed between the package pins to reduce coupling between the digital inputs and the analog output. Analog ground traces should also be placed between pins 17-18, 18-19, 3-4, and 4-5 to minimize reference feedthrough to the output in multiplying applications.

Single Supply Operation

The AD7528/AD7628 R-2R ladder termination resistors are internally connected to AGND. This arrangement is particularly convenient for single supply operation because AGND may be biased at any voltage between V_{DD} and DGND. Figure 6 shows a circuit which provides dual +5V to +8V analog outputs by biasing AGND 5V above DGND. The two DAC reference inputs are tied together and a reference input voltage is obtained without a buffer amplifier by making use of the stable matched impedances of the DAC A and DAC B reference inputs. Current flows through the two DAC A and DAC B reference inputs. Current flows through the two DAC R-2R ladders into R1, and R1 is adjusted until V_{REFA} and V_{REFB} inputs are at +2V. DAC codes from 00000000 to 11111111 adjust the analog output voltages from +5V to +8V in 11.7mV steps.




Figure 6. AD7528/AD7628 in Single Supply, Voltage Switching Mode

Figure 6 shows one DAC of the AD7528/AD7628 connected in the voltage switching mode which uses a positive reference voltage. This configuration is useful in that V_{OUT} is the same polarity as V_{IN} allowing single supply operation. However, to maintain linearity, V_{IN} must be limited to approximately +7V ($V_{DD} = +15V$), and the output must be buffered or loaded with a high impedance. In the voltage switching mode, the output resistance is independent of the digital input code and is typically $10k\Omega$.


MAXIM

CMOS Dual 8-Bit Buffered Multiplying DACs**Ordering Information (continued)****Chip Topography**

PART	TEMP. RANGE	PACKAGE*	ERROR
AD7528SD	-55°C to +125°C	Ceramic	±1 LSB
AD7528TD	-55°C to +125°C	Ceramic	±½ LSB
AD7528UD	-55°C to +125°C	Ceramic	±½ LSB
AD7528SQ	-55°C to +125°C	CERDIP**	±1 LSB
AD7528TQ	-55°C to +125°C	CERDIP**	±½ LSB
AD7528UQ	-55°C to +125°C	CERDIP**	±½ LSB
AD7628KN	0°C to +70°C	Plastic DIP	±½ LSB
AD7628KCWP	0°C to +70°C	Small Outline	±½ LSB
AD7628KC/D	0°C to +70°C	Dice	±½ LSB
AD7628BQ	-25°C to +85°C	CERDIP	±½ LSB
AD7628TQ	-55°C to +125°C	CERDIP	±½ LSB

* All devices — 20 lead packages

** Maxim reserves the right to ship Ceramic packages in lieu of CERDIP packages

**AD7528/AD7628**

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.