
A clear input is also provided which resets the DAC register to all zeros. This can be used to initialize the device on power up or during software calibration

Low power consumption, +5V operation, and multiplying capability make the AD7542 suitable for numerous high precision processor controlled DAC applications. The AD7542 is supplied in 16-lead DIP and Small Outline packages.

### **Applications**

Programmable Power Sources Portable Test Equipment Digitally Controlled Filters **Auto-Calibration Circuitry** Motion Control Systems

### Functional Diagram



#### Features

- 12-Bit Resolution
- T-51-09-12
- ±1/2 LSB Linearity Over Temperature
- ±1 LSB Gain Accuracy (AD7542G)
- 5ppm/°C Max. Gain Drift
- Microprocessor Compatible
- 40mW Max. Power Dissipation
- +5V Operation


## **Ordering Information**

PART	TEMP. RANGE	PACKAGE*	ERROR
AD7542JN	0°C to +70°C	Plastic DIP	±1 LSB
AD7542KN	0°C to +70°C	Plastic DIP	±½ LSB
AD7542GKN	0°C to +70°C	Plastic DIP	±% LSB
AD7542JCWE	0°C to +70°C	Small Outline	±1 LSB
AD7542KCWE	0°C to +70°C	Small Outline	±% LSB
AD7542GKCWE	0°C to +70°C	Small Outline	±% LSB
AD7542JC/D	0°C to +70°C	Dice	±1 LSB
AD7542AD	-25°C to +85°C	Ceramic	±1 LSB
AD7542BD	-25°C to +85°C	Ceramic	±½ LSB
AD7542GBD	-25°C to +85°C	Ceramic	±½ LSB
AD7542AQ	-25°C to +85°C	CERDIP"	±1 LSB
AD7542BQ	-25°C to +85°C	CERDIP**	±% LSB
AD7542GBQ	-25°C to +85°C	CERDIP**	±% LSB
AD7542SD	-55°C to +125°C	Ceramic	±1 LSB
AD7542TD	-55°C to +125°C	Ceramic	±% LSB
AD7542GTD	-55°C to +125°C	Ceramic	±½ LSB
AD7542SQ	-55°C to +125°C	CERDIP**	±1 LSB
AD7542TQ	-55°C to +125°C	CERDIP**	±½ LSB
AD7542GTQ	-55°C to +125°C	CERDIP**	±½ LSB

All devices - 16 lead packages

Maxim reserves the right to ship Ceramic packages in lieu of CERDIP packages

### Pin Configuration



ハコスコハ

**Maxim Integrated Products** 2-81

MAXIM is a registered trademark of Maxim Integrated Products.

### **ABSOLUTE MAXIMUM RATINGS**

ADOOLO II III UUU II II II II II II II II II I	
V <sub>DD</sub> to AGND       -0.3V, +7V         V <sub>DD</sub> to DGND       -0.3V, +7V         AGND to DGND       V <sub>DD</sub> DGND to AGND       V <sub>DD</sub> Digital Input Voltage to DGND       -0.3V, V <sub>DD</sub> + 0.3V         (Pins 4-11, 13)       -0.3V, V <sub>DD</sub> + 0.3V         V <sub>REF</sub> to AGND       ±25V         V <sub>RFF</sub> to AGND       ±25V	Power Dissipation

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>DD</sub> = +5V, V<sub>REF</sub> = +10V, V<sub>OUT1</sub> = V<sub>OUT2</sub> = GND, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ACCURACY							
Resolution				12			Bits
Non-Linearity		AD7542J/A/S AD7542K/B/T AD7542GK/GB/GT				±1 ±0.5 ±0.5	LSB
Differential Non-Linearity		AD7542J/A/S (Note 1) AD7542K/B/T (Note 2) AD7542GK/GB/GT (Note 2)				±2 ±1 ±1	LSB
		AD7542J/K/A/B/S/T AD7542J/K/A/B AD7542S/T	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub> T <sub>MIN</sub> to T <sub>MAX</sub>			±12.3 ±13.5 ±14.5	LSB
Gain Error		AD7542GK/GB/GT AD7542GK/GB AD7542GT	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub> T <sub>MIN</sub> to T <sub>MAX</sub>			±1 ±1 ±2	
Gain Temperature Coefficient ΔGain/ΔTemperature (Note 4)					2	5	ppm/° C
Power Supply Rejection	PSRR	V <sub>DD</sub> = +4.75V to +5.25V	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>			0.005 0.01	%/%V <sub>DD</sub>
Output Leakage Current I <sub>OUT1</sub> , I <sub>OUT2</sub> (Note 3)		AD7542J/K/GK AD7542A/B/GB AD7542S/T/GT	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub> T <sub>MIN</sub> to T <sub>MAX</sub> T <sub>MIN</sub> to T <sub>MAX</sub>			1 10 10 200	nA
DYNAMIC PERFORMANCE (	Note 4)				<del>-</del>		
Output Current Settling Time		To 1/2 LSB, Out1 Load = 10	0Ω			2	μs
Feedthrough Error		V <sub>REF</sub> = ±10V 10kHz sine wa	ve			2.5	mVpp
REFERENCE INPUT							
Input Resistance (pin 15)	R <sub>REF</sub>			8	15	25	kΩ
ANALOG OUTPUT (Note 4)							
Output Capacitance	C <sub>OUT1</sub> C <sub>OUT2</sub> C <sub>OUT2</sub>	DAC Register 0000 0000 00 DAC Register 1111 1111 11 DAC Register 1111 1111 11 DAC Register 0000 0000 00	11 11			75 260 75 260	pF

	MIXI	111
	, , , , , , , , , , , , , , , , , , ,	,

ELECTRICAL CHARACTERISTICS (Continued)  $(T_A = T_{MIN} \text{ to } T_{MAX}, V_{DD} = +5V, V_{REF} = +10V, V_{OUT1} = V_{OUT2} = GND, unless otherwise specified)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS				-		* 10
Logic HIGH Voltage	V <sub>INH</sub>		+3.0	•		Ι.,
Logic LOW Voltage	V <sub>INL</sub>				+0.8	V
Logic Input Current	I <sub>IN</sub>	0V or V <sub>DD</sub>			1	μA
Input Capacitance (Note 4)	C <sub>IN</sub>				8	pF
SWITCHING CHARACTERIST	ICS (see F	igure 6) (Note 5)		1.		
Write Pulse Width	t <sub>WR</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	120 220		•	
Address-to-Write Hold Time	t <sub>AWH</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	50 65			
Chip Select-to-Write Hold	t <sub>cwн</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	50 100			ns
Minimum CLEAR Pulse Width	t <sub>CLR</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	200 300			]
BYTE LOADING						
Chip Select-to-WRITE Setup	t <sub>cws</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	60 130			
Address Valid-to-Write Setup	t <sub>AWS</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	80 180			]
Data Setup Time	tos	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	50 65			ns
Data Hold Time	t <sub>DH</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	50 65			
DAC LOADING						
Chip Select-to-WRITE Setup	t <sub>cws</sub>	T <sub>A</sub> = 25°C · T <sub>MIN</sub> to T <sub>MAX</sub>	60 150		-	
Address valid-to-Write Setup	t <sub>AWS</sub>	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	120 240	. •••		ns
POWER SUPPLY						
Supply Voltage	V <sub>DD</sub>	5V ± 5%	4.75		5.25	V
Supply Current	I <sub>DD</sub>				2.5	mA

Note 1: Monotonic to 11 bits from T<sub>MIN</sub> to T<sub>MAX</sub>
Note 2: Monotonic to 12 bits from T<sub>MIN</sub> to T<sub>MAX</sub>
Note 3: I<sub>OUT1</sub> tested with DAC register loaded to all 0's.
I<sub>OUT2</sub> tested with DAC register loaded to all 1's.
Note 4: Guaranteed by design but not tested.
Note 5: Sample tested at +25°C to ensure compliance.

### **Detailed Description**

The basic AD7542 DAC circuit consists of a laser-trimmed, thin-film R-2R resistor array with NMOS current switches as shown in Figure 1. Binarily weighted currents are switched to either OUT1 or OUT2 depending on the status of each input bit. Although the current at OUT1 or OUT2 will depend on the digital input code, the sum of the two output currents is always equal to the input current at  $V_{\rm REF}$  minus the termination resistor current  $(R_{\rm T})$ .

Either current output can be converted into a voltage externally by adding an output amplifier (Figure 4). The  $V_{\rm REF}$  input accepts a wide range of signals including fixed and time varying voltage or current inputs. If a current source is used for the reference input, then a low temperature coefficient external resistor should be used for  $R_{\rm FB}$  to minimize gain variation with temperature.

### Equivalent Circuit Analysis

Figures 2 and 3 show the equivalent circuits for the R-2R ladder when all digital inputs are LOW and HIGH respectively. The input resistance at  $V_{RFF}$  is nominally 15k $\Omega$  and does not change with digital input code. The  $I_{RFF}/4096$  current source, which is actually the ladder termination resistor (R<sub>T</sub>, Figure 1), results in an intentional 1-bit current loss to GND. The  $I_{LEAKAGE}$  current sources represent junction and surface leakage currents.

Capacitors C<sub>OUT1</sub> and C<sub>OUT2</sub> represent the switches ON and OFF capacitances respectively. When all inputs are switched from LOW to HIGH, the capacitance at OUT1 changes from approximately 75pF to 260pF. This capacitance is code-dependent and is a function of the number of ON switches that are connected to a specific output.




Figure 2. AD7542 DAC Equivalent Circuit, All Digital Inputs LOW




Figure 1. AD7542 Functional Diagram

### \_ Circuit Configurations

#### **Unipolar Operation**

The most common configuration for the AD7542 is shown in Figure 4. The circuit is used for unipolar binary operation and/or 2-quadrant multiplication. The code table is given in Table 1. Note that the polarity of the output is the inverse of the reference input.

In many applications, gain adjustment of the AD7542 will not be necessary. In those cases, and also when gain is trimmed but only at the reference source, resistors R1 and R2 in Figure 4 can be omitted. However, if the trims are desired and the DAC is to operate over a wide temperature range, then low tempco (<300ppm/°C) resistors should be used at R1 and R2.




Figure 3. AD7542 DAC Equivalent Circuit, All Digital Inputs HIGH




Figure 4. Unipolar Binary Operation

DIGITAL II	NPUT	
MSB	. LSB	ANALOG OUTPUT
1111 111	1 1 1 1 1 1	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 000	0 0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0000 000	0 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000 000	0 0000	ov




Figure 5. Bipolar Operation (4-Quadrant Multiplication)

# Table 2. Code Table— Bipolar (Offset Binary) Operation

DIGITAL INP MSB	UT LSB	ANALOG OUTPUT
1111 1111	1111	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000 0000	0001	+V <sub>REF</sub> $\left(\frac{1}{2048}\right)$
1000 0000	0000	ov
01111111	1111	-V <sub>REF</sub> $\left(\frac{1}{2048}\right)$
0000 0000	0000	-V <sub>REF</sub> $\left(\frac{2048}{2048}\right)$

- 6 April

#### **Bipolar Operation**

With the circuit configuration in Figure 5, the AD7542 operates in the bipolar, or 4-quadrant multiplying mode. A second amplifier and three matched resistors are required. Matching to 0.01% is recommended for 12 bit performance. The code table for the output, which is "offset binary", is listed in Table 2. In multiplying applications, the MSB determines output polarity while the other 11 bits control amplitude.

To adjust the circuit, load the DAC with a code of 1000 0000 0000 and trim R1 for a 0V output. With R1 and R2 omitted, an alternative zero trim is to adjust the ratio of R3 and R4 for 0V out. Full scale can be trimmed by loading the DAC with all "zeros" or all "ones" and adjusting the amplitude of  $V_{\rm REF}$  or varying R5 until the desired positive or negative output is obtained. If gain and offset trims are not required, R1 and R2 in Figure 5 can be omitted.

# \_\_\_\_\_ Interface Logic Interface Logic Interface

← LSB

XXXX

low

The AD7542 Truth Table is shown in Table 3. The high, middle and low byte, 4 bit data registers are loaded separately. The 12-bit DAC register is then loaded with the contents of the 3 data registers. The interface timing (Figure 6) is the same as writing to static RAM.

The CLR input asynchronously resets the 12-Bit DAC Register to Code 0000 0000 0000. In a unipolar mode the DAC output will be set to 0 volts. In the bipolar mode a CLR input resets the DAC output to  $-V_{\rm REF}$ .

#### Notes

- 1. 1 Indicates logic HIGH
- 2. 0 indicates logic LOW
- 3. X indicates don't care
- 4. F indicates LOW to HIGH transition
- 5. MSB  $\rightarrow \frac{XXXX}{\text{high}} \frac{XXXX}{\text{middle}}$
- byte byte byte 6. These control signals are level triggered.

Table	3.	AD7542	Truth	Table
-------	----	--------	-------	-------

AD	7542	Conf	rol In	puts	AD7542 Operation			
A <sub>1</sub>	Ao	CS	WR	CLR	AD7342 Operation			
Х	X	X	Χ.	0	Resets DAC 12-Bit Register to Code 0000 0000 0000			
X	x	1	х	1	No Operation Device Not Selected			
0	0	0	5	1	Load LOW Byte <sup>(5)</sup> Data Register On Edge As Shown	Load		
0	1	0	5	1	Load MIDDLE Byte <sup>(5)</sup> Data Register On Edge As Shown	Applicable Data Register With Data		
1	0	0	5	1	Load HIGH Byte <sup>(5)</sup> Data Register On Edge As Shown	At D <sub>0</sub> -D <sub>3</sub>		
1	1	0	T	1	Load 12-Bit DAC Register With Data In LOW Byte, MIDDLE Byte & HIGH Byte Data Registers <sup>(6)</sup>			




Figure 6. AD7542 Timing Diagram

NINXIN

يتا الماد المنام بعيني

T-51-09-12

## CMOS µP-Compatible 12-Bit DAC

### Application Information. Output Amplifier Offset

For best linearity, OUT1 and OUT2 should be terminated exactly 0V. In most applications OUT1 is connected to the summing junction of an inverting opamp. The amplifier's input offset voltage can degrade the linearity of the DAC by causing OUT1 to be terminated to a non-zero voltage. The resulting error is:

#### Error Voltage = V<sub>OS</sub>(1 + R<sub>FB</sub>/R<sub>O</sub>),

where  $V_{OS}$  is the op-amp's offset voltage and  $R_O$  is the output resistance of the DAC.  $R_O$  is a function of the digital input code, and varies from approximately 15k $\Omega$  to 45k $\Omega$ . The error voltage range is then typically 4/3 $V_{OS}$  to 2 $V_{OS}$ , a change of 2/3 $V_{OS}$ . An amplifier with 3mV of offset will therefore degrade the linearity by 2mV, almost a full LSB with a 10V reference voltage. For best linearity, a low-offset amplifier such as the MAX400 should be used, or the amplifier offset must be trimmed to zero. A good rule of thumb is that  $V_{OS}$  should be no more than 1/10 of an LSB's value.

The output amplifier input bias current ( $I_B$ ) can also limit performance since  $I_B \times R_{FB}$  generates an offset error,  $I_B$  should therefore be much less than the DAC output current for 1 LSB, typically 250nA with  $V_{REF}$  = 10V. One tenth of this value, 25nA, is recommended. Offset and linearity can also be impaired if the output amplifier's noninverting input is grounded through a "bias current compensation resistor". This resistor adds to offset at this pin and should not be used. Best performance is obtained when the noninverting input is directly connected to ground.

#### Dynamic Considerations

In static or DC applications, the AC characteristics of the output amplifier are not critical. In higher speed applications, where either the reference input is an AC signal or the DAC output must quickly settle to a new programmed value, the AC parameters of the output op-amp must be considered.

Another error source in dynamic applications is parasitic coupling of signal from the V<sub>REF</sub> terminal to OUT1 or OUT2. This is normally a function of board layout and package lead-to-lead capacitance. Signals can also be injected into the DAC outputs when the digital inputs are switched. This digital feedthrough is usually dependent on circuit board layout and onchip capacitive coupling. Layout induced feedthrough can be minimized with guard traces between digital inputs, V<sub>REF</sub>, and the DAC outputs.

#### Compensations

A compensation capacitor, C1, may be needed when the DAC is used with a high speed output amplifier. The purpose of the capacitor is to cancel the pole formed by the DAC's output capacitance and internal feedback resistance. Its value depends on the type of op-amp used but typical values range from 10 to 33pF. Too small a value causes output ringing while excess capacitance overdamps the output. The size of C1 can be minimized, and output settling performance improved, by keeping the PC board trace and stray capacitance at OUT1 as small as possible.

#### Grounding and Bypassing


Since OUT1, OUT2 and the output amp's noninverting inputs are sensitive to offset voltages, nodes that are to be grounded should be connected directly to "single point" ground through a separate, very low resistance (less than  $0.2\Omega$ ) path. The current at OUT1 and OUT2 varies with input code, creating a code dependent error if these terminals are connected to ground (or a virtual ground) through a resistive path.

A 1 $\mu$ F bypass capacitor, in parallel with a 0.01 $\mu$ F ceramic cap, should be connected as close to the DAC's V<sub>DD</sub> and GND pins as possible.

The AD7542 has high-impedance digital inputs. To minimize noise pick-up, they should be tied to either  $V_{DD}$  or GND when not used. It is also good practice to connect active inputs to  $V_{DD}$  or GND through high valued resistors  $(1M\Omega)$  to prevent static charge accumulation if these pins are left floating, such as when a circuit card is left unconnected.



## Chip Topography



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

NINXIN