



PGA102

AVAILABLE IN DIE FORM

Digitally-Controlled Programmable-Gain/Fast-Settling **OPERATIONAL AMPLIFIER**

FEATURES

- DIGITALLY-PROGRAMMABLE GAINS, XI, X10, X100
- LOW GAIN ERROR, 0.01%, max
- LOW GAIN DRIFT, 5ppm/°C, max
- LOW NONLINEARITY, 0.003%, max, 14-BIT
- FAST SETTLING, 2.8µs, 0.01%, typ
- THREE INDEPENDENT INPUT CHANNELS WITH SEPARATE GAIN ADJUSTMENT
- LOW COST
- SMALL 16-PIN DIP PACKAGE, CERAMIC AND PLASTIC


APPLICATIONS

- DATA ACQUISITION AMPLIFIER
- AUTORANGING AMPLIFIER UNDER COMPUTER CONTROL
- SUPER-ACCURACY, LOW COST, FIXED GAIN BLOCK
- TEST EQUIPMENT GAIN CONTROL
- PORTABLE INSTRUMENT GAIN SELECTION
- DATA LOGGING RANGING CONTROL
- 3-CHANNEL MULTIPLEXER

DESCRIPTION

The PGA102 is a precision digitally-programmable gain block. Its monolithic design permits low cost and high reliability. The user can select one of three gains (1, 10, 100), two of which are independently adjustable. The logic section has high input impedance and functions without a separate supply. Precision laser-trimmed offset and gains permit use without external adjustments. High performance thin-film resistors with excellent temperature tracking assure low gain drift and excellent stability.

The fast 2.8 µsec settling makes the PGA 102 ideal for rapid channel scanning in data acquisition systems. Also the high accuracy is very beneficial in test equipment and instrumentation applications where programmable or fixed gain is required.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

Burr-Brown IC Data Book

3-93

Vol. 33

NSTRUMENTATION AMPLIFIERS

7

SPECIFICATIONS

ELECTRICAL

At +25°C, ±V_{cc} = 15VDC unless otherwise specified.

T-79-09

			PGA102AC	3	PC	GA102BG/	SG		PGA102K	Р	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN		-				-					
Inaccuracy ⁽¹⁾	$R_L = 2k\Omega, G = 1$		±0.007	±0.02		±0.003	±0.01		•	l .•	%
	G = 10	-	±0.015	±0.03		±0.01	±0.02	i		±0.05	%
•	G = 100	Į.	±0.02	±0.05		±0.015	±0.025			±0.06	%
vs Temperature	G=1	l	±0.4	±5			l · •	İ	٠ .	•	ppm/°C
, ·	G = 10		±2	±7	l	٠.	٠ ا	l	•	•	ppm/°C
	G = 100	l	±7	±20		· ·			±9		ppm/°C
Nonlinearity	$R_L = 2k\Omega$, $G = 1$	ŀ	0.001	0.003	l		٠.		٠.	•	% of FS
	G = 10 ^		0.002	0.005	• • •	* * *	200	* 5	20 to 144 -1	A.S. 18 S.	% of FS
	G = 100	1	0.003	0.01			_ ·		•		% of FS
RATED OUTPUT						· -					
Voltage	$R_L = 2k\Omega$	±10	±12.5	-	. •			. #		İ	V
Current	Vout = 10V	±5	±10	ŀ	•		٠	F .			mA
Short Circuit Current		±10	. ±25		•			٠.	•		mA
Output Resistance			0.01					i			Ω
Load Capacitance	For stable operation		2000	2.0		l*	·		<u> </u>		ρF
INPUT OFFSET VOLTAGE											
Initial ¹²¹	G=1		±200	±500	l	±100	±250			±1500	μ۷
	G = 10	ľ -	±70	±200	ŀ	±50	±100	N 1		±600	μV
-	G = 100	l	±70	±200		±50	±100	~	•	±600	μ۷
vs Temperature	G = 1		±5	±20			•		±7	±50	μV/°C
	G = 10	İ	±1	±7					±3	±10	μV/°C
	G = 100	-	±0.5	±3	l	٠.	•		±2	±,7	μV/°C
vs Supply Voltage	±5 < V∞ < ±18V				l	1				İ	
	G = 1		±30	±70	l		•		١ ،		μν/ν
	G = 10		±8	±30	l	١,	•				μV/V
	G = 100		±8	±30		_ •	•	L	-		μV/V
INPUT BIAS CURRENT	•				i						İ
Initial	T _A = +25°C		±20	±50		١.				•	nΑ
Over Temperature .	TA MIN TO TA MAX		±25	±60				· .	<u> </u>	_ •	пА
ANALOG INPUT		}			i	ĺ					
CHARACTERISTICS				١.	ł	1	L:				
Voltage Range	Linear operation	±10	±12		٠.	٠.	l		٠.		V
Resistance		İ	7×10 ^a	İ		٠.	l	l	٠ ا		U.
Capacitance			4			<u> </u>	٠.		<u> </u>		pF
INPUT NOISE											
Voltage Noise	fa = 0.1Hz to 10Hz	ł		l	i	1		l		1	1
_	G≂1	ł	4.5	l		٠.			•		μ∨ р-р
	G = 10	l	1.5			•		l	٠.	l	μV p-p
	G = 100	l	0.6	i		i •		l	٠.		μV p <u>-p</u>
Voltage Noise Density	fo = 1Hz, G = 1		. 490	i	·		· ·	l	١.	l	nV/√Hz
	G = 10		178	l		•		l	•		nV/√Hz
	G = 100	l	83	l		1 :		i	l :	1	nV/√Hz
-	fo = 10Hz, G = 1	1	155	٠.	3-	i :		l	1 :	l	nV/√Hz
	G = 10	l	56	l .		1 :		l	1 :		nV/√Hz
	G = 100		20	l				l	1 .		nV/√Hz
	fo = 100Hz, G = 1	İ	93 31	l		1 :		l	1 .	i	nV/√Hz nV/√Hz
	G = 100 G = 100	ŀ	18	l	ŀ						nV/√Hz
	f _o = 1kHz, G = 1	l	79	l	l		1	l .		1	nV/√Hz
	G = 10		31	1	l		1	l .	١.	1	nV/√Hz
	G = 10 G = 100	l	18	l	I			l	١.	1	nV/√Hz
Current Noise	f _B = 0.1Hz to 10Hz	l .	76	l	l			I		l	pA p-p
Current Noise Density	f ₀ = 1Hz	l .	8.8	1	l			l .	١.	1	pA/√Hz
Culton Holse Deliaity	fo = 10Hz		2.8	İ				1		1	pA/√Hz
											1 C
	to = 100Hz		0.99	1	l .		ł	1		1	pA/√Hz

ABSOLUTE MAXIMUM RATINGS

Power Supply	±18V
Input Voltage Range: Analog	} ±Vcc
Digita	(V _{PIN 3} - 5.6V) to +V _{CC}
Storage Temperature Range	G Package65°C to +150°C
	P Package55°C to +125°C

Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit Duration	Continuous to Common
Junction Temperature: G Package	+175°C
P Package	+110°C

T-79-09

LECTRICAL (CONT)							1-/5	7-03		
LOTTILOTIC (COM	, 1	P	GA102AG		PG	A102BG/9	G	P	GA102KP		
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
YNAMIC RESPONSE 3dB Bandwidth	Small signal, G = 1 G = 10 G = 100		1500 750 250			:		5.e			kHz kHz kHz kHz
uil Power Bandwidth lew Rate	$V_{OUT} = \pm 10V$, $R_L = 2k\Omega$ $V_{OUT} = \pm 10V$ step, $R_L = 2k\Omega$	6	160 9 1.6		•	:		•	:	-	V/μ: μs
Settling Time (0.1%)	V _{OUT} = 10V step, G = 1 G = 10 G = 100		2.2 5.2 2.8								μs μs μs
Settling Time (0.01%) : Overload Recovery	V _{OUT} = 10V step, G = 1 G = 10 G = 100 50% overdrive, G = 1		2.8 8.2 2.5							-	μs μs μs
Time, 0.1%	(see Performance Curve)					 					1
CROSSTALK DC 50Hz	±10V to both Off channels ±10V to both Off channels		-155 -144			:			:		dE dE
DIGITAL INPUT CHARACTERISTICS Input "Low" Threshold Input "Low" Current Input "High" Threshold Input "High" Current Logic Threshold Control	V _N ⁽³⁾ on pin 1 or 2 V _H ⁽³⁾ on pin 1 or 2 VLTC on pin 3 Between channels	VLTC+2 −Vcc	0.1	VLTC+0.8 1 1 1 1 Vcc - 4				•	•	:	УД УД УД УД
Switching Time ⁴⁴ POWER SUPPLY Rated Voltage Voltage Range Quiescent Current	V _{out} = 0V No external load,	±5	±15	±18 ±3.3 ±5.3	•	•	•	•			VD VD m
TEMPERATURE RANGE Specification, KP grade AG and BG grades	Vout = ±10V Ta min to Ta mux	-25		+85	-55		+125	0		+70	°(°(°(
SG grade Operating Storage Thermal Resistance	- 0:A	55 65	100	+125 +150	:		<u> </u>	-25 -55		+85 +125	•0

Specification same as Au grade.

NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100. (2) Offset NOTES: (1) Total time to settle equals switching time plus settling time of the newly logic threshold control pin, VLTC, adjusts the threshold for "Low" and "High" logic levels. (4) Total time to settle equals switching time plus settling time of the newly logic threshold control pin, VLTC, adjusts the threshold for "Low" and "High" logic levels. (4) Total time to settle equals switching time plus settling time of the newly logic threshold control pin, VLTC, adjusts the threshold for "Low" and "High" logic levels. selected gain.

BURN-IN OPTION

Burn-in screening is an option available for the PGA 102. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: +85°C Ceramic "-BI" models: +125°C

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

PIN CONFIGURATION

	_	7	
XIO SELECT	1	16	+Vcc
XIOO SELECT	2	15	Vout
LOSIC THRESKOLD CONTROL	3	14	NC*
COMMON FORCE	4	13	-Vcc
COMMON SENSE	1 5	12	OFFSET ADJUST
V _{INT} (X1)	8	11	OFFSET ADJUST
V . (Ý101	ī	10	GAIN ADJUST (X10)
*NO INTERNAL VINO (X100)	Ŀ	9	GAIN ADJUST (X100)


ORDERING INFORMATION


Model	Package	Temperature Range					
PGA102AG PGA102BG PGA102SG PGA102KP	Ceramic DIP Ceramic DIP Ceramic DIP Plastic DIP						
BURN-IN SCREENING OPTION See text for details.							
Model	Package	Burn-In Temp. (160h) ⁽¹⁾					

NOTE: Or equivalent combination. See text.

INSTRUMENTATION AMPLIFIERS









TYPICAL PERFORMANCE CURVES

 $T_A = 25$ °C, $\pm V_{CC} = 15$ VDC unless otherwise noted.



Burr-Brown IC Data Book

Vol. 33



THEORY OF OPERATION

The PGA102 is a self-contained programmable-gain amplifier with digitally selectable gains of 1, 10, and 100. A block diagram of the PGAl02 is shown on the first page of this data sheet. The circuit contains three sections: (1) 3-channel switchable-input operational amplifier, (2) precision thin-film resistor network (R₁-R₆), and

Under control of the channel select circuitry, only one input stage (A1, A2, or A3) is active at any time. The selected input stage steers input signals (VINI, VIN2, or V_{IN3}) to the output amplifier (A₄). At this time the unselected input stages are turned off by deactivation of their internal bias circuitry. Three different precision gains are produced by closing the feedback loop through the selected input stage. This unique feature of having each channel set to a specific gain allows the user more flexibility in applications. Low gain drift is achieved by the excellent tracking of the thin-film gain set resistors. The "trip point" on select pins 1 and 2 for changing channels, and hence gain, is set by the logic threshold control voltage on pin 3.

(3) gain/channel select digital circuit.

INSTALLATION AND OPERATING INSTRUCTIONS

T-79-09

Figure 1 shows proper power supply and signal connections. The supplies should be decoupled with $0.1\mu F$ capacitors as close to the package as possible. To avoid gain errors, connect ground as indicated, being sure to




FIGURE 1. Power Supply and Signal Connections.

minimize ground resistance. The PGA102 has a separate ground force and ground sense which virtually eliminate gain errors due to resistance in the common line. The gain error results from any resistance added in series with the internal junction of R_1 , R_4 , and R_5 . Internally, wire bond resistance of 0.2 Ω can cause a 0.02% error for gain of 10 and 0.2% error for gain of 100. By minimizing the current in the sense line, specified performance is achievable.

GAIN/CHANNEL SELECTION

Gain is chosen by digitally manipulating the voltage level on the XI0 and XI00 select pins as shown in Figure 2. The table in Figure 2 shows how to select a specific channel which has a gain of I, I0, or I00. In this circuit, the logic threshold control has been grounded to give compatibility with TTL levels. However, this threshold can be set anywhere between $[-V_{CC} + 4V]$ and $[+V_{CC} - 2.6V]$ for compatibility with other logic such as CMOS.




FIGURE 2. Channel Selection for Ground-Referenced Logic Threshold (TTL-compatible).

In general, the logic state is determined by the voltage on pin 1 or pin 2 relative to the threshold control voltage on pin 3. The input high (V_{IH}) and low (V_{IL}) voltages to switch states are shown below:

Logic one, "1":
$$(V_{LTC} + 2V) < V_{IH} < +V_{CC}$$

Logic zero, "0": $(V_{LTC} - 5.6) < V_{IL} < (V_{LTC} + 0.8V)$

An external decoder and latch on the select lines may be added for operation in computer-controlled analog input/output systems.

OPTIONAL OFFSET ADJUSTMENT

The input offset voltage is laser trimmed and will not require user adjustment for most applications. However, pins 11 and 12 may be used to adjust the offset of the

resistance.

T-79-09 **OPTIONAL GAIN ADJUSTMENT**

active channel to zero as shown in Figure 3. This also affects the inactive channels (all offsets move as the potentiometer is adjusted). By compromising, the user can adjust for the average offset of all three channels using one potentiometer; or a compromise for just the X10 and X100 channels can be made, considering the unity gain channel's offset is insignificant for high-level inputs.

Figure 4 shows another approach to offset adjustment. An inexpensive CMOS switch (4016) may be used to independently connect the wipers of three potentiometers to -Vcc. Therefore, R1, R2, and R3 adjust the offset of channels 1, 2, and 3 respectively.




FIGURE 3. Offset Adjustment.




FIGURE 4. Independent Offset Adjustment of Channels 1, 2, and 3.

The initial gain accuracy has been internally laser trimmed to high precision, but can be adjusted. Figure 5 shows independent fine-gain adjustment of channels 2 and 3. This involves either paralleling the internal input resistors for gain up or the internal feedback resistors for gain down. External resistors R2, R3, R5, and R6 are chosen to trade off range and resolution. Channel I's gain cannot be adjusted due to the internal zero feedback




FIGURE 5. Independent Fine Gain Adjustment of Channels 2 and 3.

For applications requiring gains other than 1, 10, or 100, the PGA102 can be gained up (Figure 6) or down (Figure 7). It is important to realize that the temperature drift of the external gain adjustment resistors will affect the total gain drift. This becomes more predominant as the gain is changed further from the factory-set specification. For example, with small adjustments (20% or so), a 30ppm/°C external resistor will add 6ppm/°C to the 10ppm/°C internal resistor ratio tracking. For large adjustment (50% or so), the effect becomes larger. The best that can be achieved is 25ppm/°C (the TCR of one internal resistor) when the external resistor has 0ppm/°C. Also when adjusting the X10 channel, keep the gain above 5 to assure frequency stability.

LAYOUT CONSIDERATIONS

Proper attention to layout is necessary to achieve the specified performance of the PG102. Major goals are to reduce crosstalk, noise pickup, noise coupled from the power supply, and gain errors.

Be certain to separate the runs for analog and digital grounds to avoid coupling of digital transients. To reduce gain errors, connect analog grounds with a ground plane or a low resistance star configuration. Properly using the PGA102 ground force and sense (see Figure 1) assures the best performance, especially in high gains.

Vol. 33

T-79-09

Crosstalk expresses the signal feedthrough from an OFF channel that appears at the active input. It is expressed in dB, which translates to a percent of the input signal applied to the OFF channel. Crosstalk increases with increasing frequency (see Typical Performance Curve). Best performance is achieved by keeping input lines short and band limiting if possible.

SETTLING TIME

CROSSTALK

The PGA102 is designed for applications requiring fast: settling. Settling time is the time required, after the onset; of a step input signal, for the output voltage to settle and remain within a specified error band around the final value. It is very important because it limits maximum channel scanning or throughput rate in multiplexed systems. Since the error increases with source resistance, keep sources $< 10k\Omega$ for best results.

INPUT OVERLOAD RECOVERY

Another important parameter in data acquisition systems is overload recovery, especially when high gain is selected. The PGA102's fast recovery limits delays in capturing input signals in the presence of large transients. Best results are obtained by clamping input overvoltages to less than 13V (see Typical Performance

TYPICAL APPLICATIONS

The PGA102 is ideal for auto-gain-ranging systems with many multiplexed input channels that must be scanned quickly. Its high gain accuracy and low temperature drift permit application where computer error correction is not available. In other cases, the PGA102 provides an inexpensive precision fixed gain block requiring no precision external components. An external decoder and latch allow the user flexibility to configure the system as desired. Figures 8 through 15 show application circuits.




FIGURE 8. Fast Settling Programmable-Gain Amplifier (Gain = 1, 10, 100).




FIGURE 6. Gain Up Control.




FIGURE 7. Gain Down Control.

lkΩ

60nA* SENSE 2kΩ

OPA27EZ

PGA102

82kΩ 3

Vou

FIGURE 10. Three-Channel Separate Gain Amplifier.

FIGURE 9. Fast-Settling Programmable-Gain Amplifier (Gain = 2, 20, 200).

XIO XIOO SELECT SELECT

*CURRENT IN THE SENSE IS KEPT LOW BY RETURNING IT TO THE + INPUT OF AI WHERE ONLY BIAS CURRENT FLOWS. SEE FIGURE I.




FIGURE 11. Auto-Gain Ranging Instrumentation Amplifier for Data Acquisition.

3歳

INSTRUMENTATION AMPLIFIERS




FIGURE 12. Manually Controlled Gain-Ranging Amplifier for Portable Test Equipment.




FIGURE 13. Inverting Programmable Amplifier.

Summing Junctions Can Be Used for Offsetting.




FIGURE 14. Precision Programmable Voltage Reference.




FIGURE 15. Fast Instrumentation Amplifier.