





# Digitally-Controlled Programmable-Gain INSTRUMENTATION AMPLIFIER

## **FEATURES**


- DIGITALLY-PROGRAMMABLE GAIN
  - Decade Model PGA200
     Gains of 1, 10, 100, 1000
  - Binary Model PGA201 Gains of 1, 8, 64, 512
- EXCELLENT GAIN ACCURACY (0.02%, max)
- LOW GAIN NONLINEARITY (0.012%, max; G = 1000)
- LOW GAIN DRIFT (10ppm/°C, max; G = 1000)
- 2-BIT LATCHED TTL-COMPATIBLE GAIN CONTROL
- LOW OFFSET VOLTAGE (25∠V RTI, max; G = 1000)
- LOW OFFSET VOLTAGE DRIFT (0.30 $\mu$ V/°C, max; G = 1000)

## **APPLICATIONS**

- DATA ACQUISITION SYSTEM AMPLIFIER
- DIGITALLY-CONTROLLED AUTORANGING SYSTEM
- SYSTEM DYNAMIC RANGE EXPANSION
- REMOTE INSTRUMENTATION SYSTEM
- TEST EQUIPMENT

## DESCRIPTION

The PGA200 is a hybrid IC instrumentation amplifier with digitally-controlled decade gain steps of 1, 10, 100, and 1000. The PGA201 differs only by providing binary steps of 1, 8, 64, and 512. Both have TTL-compatible latched inputs for microprocessor interface. The logic section has high input impedance and functions without a separate logic power supply. Precision laser-trimmed offset and gain permits use without external adjustments. High performance thin-film resistors with excellent tracking assure low gain drift and excellent stability.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

PDS-522B

## **SPECIFICATIONS**

### **ELECTRICAL**

At +25°C with ±15VDC power supply unless otherwise noted.

MODEL(1)		PGA200/201AG		PGA200/201BG				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	· UNITS
GAIN Inaccuracy <sup>(2)</sup> $G = 1$ $G = 10$ $G = 100$ $G = 1000$ Nonlinearity, $G = 1$ $G = 10$ $G = 100$ $G = 1000$ Drift vs Temperature, $G = 1$ $G = 10$ $G = 100$ $G = 1000$ Stability vs Time			0.02 0.02 0.02 0.02 0.002 0.002 0.003 0.012 10 10 10 10	0.05 0.05 0.05 0.05 0.005 0.005 0.007 0.025 20 20 20		0.01 0.01 0.01 0.01 0.001 0.001 0.002 0.011 5 5 5	0.02 0.02 0.02 0.02 0.002 0.002 0.003 0.012 10 10	% % % % % % % ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C
RATED OUTPUT Voltage Current Impedance Capacitive Load	I <sub>o</sub> = 5mA V <sub>o</sub> = 10V	10 5	12.5 10.0 0.3 1000		:	•		V mA Ω pF
ANALOG INPUT CHARACTERISTICS Common-Mode Range Absolute Maximum Voltage Impedance, Differential Common-Mode	No Damage	10	10¹º    3 10¹º    3	Voc	•	÷		V V Ω    pF Ω    pF
OFFSET VOLTAGE (ATI) Initial Offset, max <sup>(3)</sup> , G = 1 G = 10 G = 100 G = 1000 vs Temperature, G = 1 G = 10 G = 100 G = 1000 vs Time			225 45 27 25 10 2 1 1 1 + (20/G)	450 90 54 50 22 4 2		110 20 11 10 5 0.75 0.20 0.15	225 45 27 25 10 1.5 0.40 0.30	μV μV μV μV°C μV°C μV°C μV°C μV/°C
vs Supply INPUT BIAS CURRENT Initial at 25° C vs Temperature vs Supply Offset Current vs Temperature	10 < V <sub>CC</sub> < 18V  Each input		1+ (20/G) 10 0.2 0.1 10 0.5	30		5	20	nA nA/°C nA/V nA nA/°C
COMMON-MODE REJECTION G = 1 G = 10 G = 100 G = 1000	DC to 60Hz, 1kΩ Source Imbalance	80 96 106 106	95 110 120 120		:	•		dB dB dB dB
INPUT NOISE (4) Input Voltage Noise, $f_B=0.1 Hz$ to 10Hz Density, $f_o=10 Hz$ $f_o=100 Hz$ $f_o=1k Hz$ Input Current Noise, $f_B=0.1 Hz$ to 10Hz Density, $f_o=10 Hz$ $f_o=10 Hz$ $f_o=10 Hz$ $f_o=1k Hz$			0.8 18 15 13 50 0.8 0.46 0.35			:		µV, p - p nV/√Hz nV/√Hz nV/√Hz pA, p - p pA/√Hz pA/√Hz pA/√Hz
DYNAMIC RESPONSE ±3dB Flatness G = 1 G = 10 G = 100 G = 1000 ±1% Flatness G = 1	Small signal Small signal		500 150 30 2.4					kHz kHz kHz kHz
G = 10 G = 100 G = 1000			25 3 300			:		kHz kHz Hz

MODEL®	PGA200/201AG			PGA200/201BG			! I	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DYNAMIC RESPONSE					Ī	1		
±1% Flatness	Small signal			İ		١.		kHz
G = 1			50	1		1 :		
G = 10			25			1 :		kHz
G = 100			53		i		ľ	kHz
G = 1000	]		300					Hz
Full Power	G = 1 to 100		6.4					kHz
Slew Rate	G = 1 to 100	0.2	0.4	1	ļ		ļ	V/μsec
Settling Time (0.1%), G = 1			35	i	1	•	1	μsec
G = 10			35			•	}	µsec
G = 100			50			•	1	μsec
G = 1000	i i		480			•	1	μsec
Settling Time (0.01%), G = 1	1		40	1	j		1	μsec
G = 10	1		40		1	•	1	μsec
G = 100			80	1		•	1	μsec
G = 1000 <sup>(6)</sup>			670	1	l		1	μвес
Overload Recovery Time	50% overdrive		V			į	1	
G = 1 to 100	30 % 515.4		12				ı	µвес
G = 1000			22					μsec
				<del></del>		<del> </del>		
DIGITAL INPUT CHARACTERISTICS	1						l .	l v
Input Low Threshold				0.8	ł		1 :	1
Input Low Current		1	Į	30	1		1	μΑ
Input High Threshold		2.4	1	ì	•			Y
Input High Current			i	30	l		1	μA
Tww. Write Pulse Width		,300			1 '	i	i .	nsec
Ts. Data Setup Time		180						nsec
T <sub>H</sub> , Data Hold Time		30		l	· _		.l	nsec
POWER SUPPLY							1	1
Rated Voltage		1	±15		1	•	1	V
Voltage Range		10		18			1 .	l v
Quiescent Current		"	±10	±12	1	•		mA
	<del> </del>	<del></del>	<u> </u>	<del>                                     </del>	<del>                                     </del>			†
TEMPERATURE RANGE		-40	1	+85				l •c
Specification		-55		+125				l •č
Operating		-55 -55	1	+150				•č
Storage		-55		T 150		<u> </u>		

\*Specifications same as for PGA200/201AG.

NOTES: (1) All specifications pertain to both PGA200 and PGA201. Values for gains of 10, 100, and 1000 for the PGA200 are the same for gains of 8, 64 and 512. (2) Measured with a 10kΩ load. (3) Adjustable to zero. This offset is the total offset including both input and output components referred to the input. (4) Noise due to the input stage. There is also an output component which becomes significant in low gain (see Typical Performance Curves). (5) Settling time of the average value of the output waveform since the noise floor in a gain of 1000 is on the order of 0.01% of full scale.


#### **ABSOLUTE MAXIMUM RATINGS**

Supply	±18VDC
Internal Power Dissipation	600mW
Analog And Digital Inputs	±Vcc
Operating Temperature Range5	55°C to +125°C
Storage Temperature Range5	
Lead Temperature (Soldering 10 Seconds)	+300°C
Output Short-Circuit Duration Continu	ious To Ground
Junction Temperature	175°C

#### PIN DESIGNATIONS

١.	AO	8.	Analog Common
2.	WA	9.	Output
3.	-V <sub>cc</sub>	10.	Offset Trim
4.	Common-Mode Voltage	11.	Offset Trim
5.	NC	12.	+V <sub>oc</sub>
6.	+IN	13.	Digital Common
7.	-IN	14.	A1

#### **MECHANICAL**



#### **BURN-IN SCREENING**

Burn-in screening is an option available for the PGA200 and PGA201. Burn-in duration is 160 hours at +125°C (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

#### ORDERING INFORMATION

Model	Package	Temperature Range
PGA200AG	Ceramic DIP	-55°C to +125°C
PGA200BG	Ceramic DIP	-55°C to +125°C
PGA201AG	Ceramic DIP	-55°C to +125°C
PGA201BG	Ceramic DIP	-55°C to +125°C

BURN-IN SCREENING OPTION


See text for details.


	Model	Package	(160h) <sup>(1)</sup>
	PGA200AG-BI	Ceramic DIP	+125°C
į	PGA200BG-BI	Ceramic DIP	+125°C
	PGA201AG-BI	Ceramic DIP	+125°C
	PGA201BG-BI	Ceramic DIP	+125°C


NOTE: Or equivalent combination. See text.


## TYPICAL PERFORMANCE CURVES


 $T_A = \pm 25^{\circ}$  C,  $\pm V_{CC} = 15$  VDC, unless otherwise noted
































### THEORY OF OPERATION

A simplified block diagram of the PGA200/201 appears on the first page. The diagram consists of three distinct parts. Together these parts form a high-perfomance, differential-input, digitally-programmable dedicated gain block. Each of the parts is optimized for a specific function.

The operational amplifiers are arranged on a monolithic substrate in the classical three-op-amp IA configuration. A nitride-passivated compatible thin-film bipolar process is used to achieve excellent offset and common-mode rejection stability over time and temperature. Advanced laser trimming techniques are used to minimize both the initial input offset and the input offset drift which are typically below  $10\mu V$  and  $0.15\mu/V^{\circ}C$  respectively. Additionally, careful layout techniques assure input stage thermal tracking with varying load conditions.

The gain-setting resistors are arranged on a separate substrate which is thermally isolated from the output stage. This results in minimum thermal interaction and a layout optimized for resistor tracking. All gains are dependent on the ratio of resistors which are composed of combinations of equal valued segments. The segmented approach provides the ultimate in accuracy and stability.

The latch and multiplexer, which set the gain, are implemented in CMOS. This provides high impedance logic inputs, low quiescent current and TTL compatibility without the need for a separate logic power supply. The logic threshold is internally derived from the +Vcc power supply and is referenced to digital common. The circuit is arranged so that multiplexer ON resistance is in series with the high input impedance of the input amplifiers and hence contributes negligible gain error.

## INSTALLATION AND OPERATING INSTRUCTIONS

#### POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper analog and digital power supply connections. The analog supplies should be

decoupled with  $1\mu F$  tantalum and 1000pF ceramic capacitors with connections made as close as possible to the amplifier supply terminals and load common connection

Because the amplifier is direct-coupled, it must have a ground return path for the bias currents associated with the amplifier inputs at pins 6 and 7. If the ground return path is not inherent in the signal source (floating source), it must be provided externally. The ground return resistance ( $R_{\rm gr}$ ) should be kept as low as practical. The upper limit is approximately  $50 {\rm M}\Omega$  because of the input bias current of the amplifier and its common-mode voltage range.

In order to maintain linear operation of the input amplifiers the common-mode input voltage must be kept within the following limits:

$$-10V + (E_{in} \times G)/2 < E_{cm} < +10V - (E_{in} \times G)/2.$$




FIGURE 1. Power Supply and Signal Connections.

#### **GAIN SETTING**

Gain is determined by a 2-bit digital word applied to the A0 and A1 inputs (see Table I). The  $\overline{WR}$  (pin 2) provides a latch function. When  $\overline{WR}$  is a logic low, the latch is transparent and the gain directly follows the code on A0 and A1. When  $\overline{WR}$  goes to a logic high, the gain is latched according to the previous state of A0 and A1. The timing requirements illustrated in Figure 2 must be observed. The minimum write pulse width is 300nsec while the data setup and hold times are 180nsec and 30nsec respectively. Although the logic inputs are TTL compatible, they are high impedance and the allowable logic high voltage extends to  $+V_{CC}$ .

Table I shows the gain select truth table. The gains for the PGA201 are shown in parenthesis.

TABLE I. Gain Select Truth Table.

A1	AO	WR	GAIN PGA200 [PGA201]
х	х	5	Maintains previous gain
0	0	0	1 (1)
0	1	0	10 (8)
1	0	0	100 (64)
1	1	0	1000 (512)

Logic "1": V<sub>AH</sub> ≥ 2.4V Logic "0": V<sub>AL</sub> ≤ 0.8V

#### INPUT AND OUTPUT OFFSETTING

Figure 3 illustrates the appropriate connections for offset adjustment. Since the instrumentation amplifier is a two-stage device, the total offset is composed of two parts, an input and an output component. Because both are actively laser trimmed, adjustment is not required in most applications. The input component is due to the mismatch in the offset voltage of the two input amplifiers and changes with gain. The output component is due to the offset of the second stage amplifier and is constant.

 $R_1$  may be used to null the input offset. Its quality will affect the results; therefore, choose a potentiometer with good temperature and mechanical resistance stability. The wiper should be connected to  $+V_{CC}$  at a point as close as possible to the  $+V_{CC}$  terminal of the instrumentation amplifier. Null the offset as follows:

- Set E<sub>1</sub> = E<sub>2</sub> = 0 (be sure a good ground return path exists to the inputs).
- 2. Set the gain to 1000 (or 512 for PGA201).
- Adjust R<sub>1</sub> until the output reaches 0V ±1mV or desired value.

Input offset adjustment will affect the offset drift by approximately  $3.1\mu V/^{\circ}C/mV$  of offset that is trimmed. This effect can be greatly reduced by using the alternate offset adjust circuit shown inside the dashed line.

The output offset may be nulled or, alternately, the output can be level shifted with R<sub>4</sub>. R<sub>2</sub> and R<sub>3</sub> divide the wiper voltage of R<sub>4</sub> down for increased sensitivity. Their ratio may be changed in order to increase the range of adjustment if desired. The buffer amplifier is required in

order to keep the impedance at pin 8 low so that the gain and common-mode rejection will not be disturbed.




FIGURE 2. Timing Diagrams.




FIGURE 3. Optional Input/Output Offset Adjust.

#### **GUARD DRIVE**

Use of the guard drive connection in Figure 4 can improve system common-mode rejection when the




FIGURE 4. Guard Drive.

distributed capacitance of the input lines is significant. The common-mode voltage which appears on pin 4 is resistively derived from the output of the first stage amplifiers and has the value  $(E_1-E_2)/2$ . This voltage is used to drive the shield which preferably should extend up to and around the input pins 6 and 7. This configuration improves common-mode rejection by reducing the common-mode current flow. The buffer amplifier is used in order to supply more current than the internal  $20k\Omega$  resistors can provide so that the guard can accurately track the actual common-mode voltage.

## TYPICAL APPLICATIONS

The PGA200 and PGA201 are ideal for computercontrolled data acquisition systems as shown in Figure 5.




FIGURE 5. Multiple Input Data Acquisition System
With Various Input Ranges.